Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPC564L54L5 Datasheet(PDF) 6 Page - STMicroelectronics

Part # SPC564L54L5
Description  32-bit Power Architecture짰 microcontroller for automotive SIL3/ASILD chassis and safety applications
Download  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564L54L5 Datasheet(HTML) 6 Page - STMicroelectronics

Back Button SPC564L54L5 Datasheet HTML 2Page - STMicroelectronics SPC564L54L5 Datasheet HTML 3Page - STMicroelectronics SPC564L54L5 Datasheet HTML 4Page - STMicroelectronics SPC564L54L5 Datasheet HTML 5Page - STMicroelectronics SPC564L54L5 Datasheet HTML 6Page - STMicroelectronics SPC564L54L5 Datasheet HTML 7Page - STMicroelectronics SPC564L54L5 Datasheet HTML 8Page - STMicroelectronics SPC564L54L5 Datasheet HTML 9Page - STMicroelectronics SPC564L54L5 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 160 page
background image
List of figures
SPC56XL60/54
6/160
Doc ID 15457 Rev 8
List of figures
Figure 1.
SPC56XL60/54 block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 2.
LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 3.
SPC56XL60/54 LQFP144 pinout (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 4.
SPC56XL60/54 LFBGA257 pinout (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 5.
BCP68 board schematic example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
Figure 6.
Crystal oscillator and resonator connection scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
Figure 7.
Main oscillator electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 8.
ADC characteristics and error definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
Figure 9.
Input Equivalent Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Figure 10.
Transient Behavior during Sampling Phase . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Figure 11.
Spectral representation of input signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Figure 12.
Pad output delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Figure 13.
Destructive Reset Sequence, BIST enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Figure 14.
Destructive Reset Sequence, BIST disabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Figure 15.
External Reset Sequence Long, BIST enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Figure 16.
Functional Reset Sequence Long. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Figure 17.
Functional Reset Sequence Short . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
Figure 18.
Reset sequence start for Destructive Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128
Figure 19.
Reset sequence start via RESET assertion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Figure 20.
Reset sequence - External watchdog trigger window position . . . . . . . . . . . . . . . . . . . . . 129
Figure 21.
Start-up reset requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Figure 22.
Noise filtering on reset signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130
Figure 23.
JTAG test clock input timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Figure 24.
JTAG test access port timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
Figure 25.
JTAG boundary scan timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133
Figure 26.
Nexus output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Figure 27.
Nexus EVTI Input Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Figure 28.
Nexus Double Data Rate (DDR) Mode output timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
Figure 29.
Nexus TDI, TMS, TDO timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136
Figure 30.
External interrupt timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137
Figure 31.
DSPI classic SPI timing — master, CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Figure 32.
DSPI classic SPI timing — master, CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
Figure 33.
DSPI classic SPI timing — slave, CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139
Figure 34.
DSPI classic SPI timing — slave, CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
Figure 35.
DSPI modified transfer format timing — master, CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . 140
Figure 36.
DSPI modified transfer format timing — master, CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . 141
Figure 37.
DSPI modified transfer format timing – slave, CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . 141
Figure 38.
DSPI modified transfer format timing — slave, CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . 142
Figure 39.
DSPI PCS strobe (PCSS) timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142
Figure 40.
LQFP100 package mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143
Figure 41.
LQFP144 package mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145
Figure 42.
LFBGA257 package mechanical drawing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147
Figure 43.
Commercial product code structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149


Similar Part No. - SPC564L54L5

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
SPC564L54x STMICROELECTRONICS-SPC564L54x Datasheet
2Mb / 165P
   Dual issue five-stage pipeline core
July 2015 Rev 12
SPC564L54X STMICROELECTRONICS-SPC564L54X Datasheet
1Mb / 160P
   32-bit Power Architecture짰 microcontroller for automotive SIL3/ASILD chassis and safety applications
August 2012 Rev 8
More results

Similar Description - SPC564L54L5

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
SPC56EL60L5 STMICROELECTRONICS-SPC56EL60L5 Datasheet
1Mb / 160P
   32-bit Power Architecture짰 microcontroller for automotive SIL3/ASILD chassis and safety applications
August 2012 Rev 8
RPC56EL60L5 STMICROELECTRONICS-RPC56EL60L5 Datasheet
2Mb / 137P
   microcontroller for Aerospace and Defense, SIL3/ASILD safety applications
SPC574S60E3 STMICROELECTRONICS-SPC574S60E3 Datasheet
1Mb / 77P
   32-bit Power Architecture microcontroller for automotive ASILD applications
February 2020 DS10601 Rev 6
logo
NXP Semiconductors
MPC5744P NXP-MPC5744P Datasheet
1Mb / 115P
   32-bit MCU suitable for ISO26262 ASILD chassis and safety applications
Rev. 6.1, 11/2017
logo
STMicroelectronics
SPC56AP60X STMICROELECTRONICS-SPC56AP60X Datasheet
2Mb / 105P
   32-bit Power Architecture짰 based MCU with 1088KB Flash memory and 80KB RAM for automotive chassis and safety applications
June 2016 Rev 6
SPC560P60L3 STMICROELECTRONICS-SPC560P60L3 Datasheet
1Mb / 104P
   32-bit Power Architecture짰 based MCU with 1088 KB Flash memory and 80 KB RAM for automotive chassis and safety applications
SPC56AP54L5 STMICROELECTRONICS-SPC56AP54L5 Datasheet
1Mb / 104P
   32-bit Power Architecture짰 based MCU with 1088 KB Flash memory and 80 KB RAM for automotive chassis and safety applications
May 2012 Rev 3
SPC572LX STMICROELECTRONICS-SPC572LX Datasheet
2Mb / 112P
   32-bit Power Architecture짰 based MCU for automotive powertrain applications
July 2017
logo
Freescale Semiconductor...
TWR-PXS3020 FREESCALE-TWR-PXS3020 Datasheet
460Kb / 8P
   32-bit Dual-Core Power Architecture짰 MCU for Industrial Control and Safety Applications
PXR40PB FREESCALE-PXR40PB Datasheet
116Kb / 23P
   32-bit Power Architecture짰 Microcontrollers for Real-Time Applications
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com