Electronic Components Datasheet Search |
|
SPXD2010VLQ80R Datasheet(PDF) 3 Page - Freescale Semiconductor, Inc |
|
SPXD2010VLQ80R Datasheet(HTML) 3 Page - Freescale Semiconductor, Inc |
3 / 119 page Introduction PXS20 Microcontroller Data Sheet, Rev. 1 Preliminary—Subject to Change Without Notice Freescale Semiconductor 3 1 Introduction 1.1 Document overview This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the devices. This document provides electrical specifications, pin assignments, and package diagrams for the PXS20 series of microcontroller units (MCUs). For functional characteristics, see the PXS20 Microcontroller Reference Manual. For use of the PXS20 in a fail-safe system according to safety standard IEC 61508, see the Safety Application Guide for MPC5643L. The PXS20 MCU series is available in two silicon versions, or “cuts”. These are referred to as “cut1” and “cut2” throughout this document. Functional differences between the two cuts are clearly identified with the labels “cut1” and “cut2”. 1.2 Description The PXS20 series microcontrollers are system-on-chip devices that are built on Power Architecture technology and contain enhancements that improve the architecture’s fit in embedded applications, include additional instruction support for digital signal processing (DSP) and integrate technologies such as an enhanced time processor unit, enhanced queued analog-to-digital converter, Controller Area Network, and an enhanced modular input-output system. The PXS20 family of 32-bit microcontrollers is the latest achievement in integrated safety controllers. The advanced and cost-efficient host processor core of the PXS20 family complies with the Power Architecture embedded category. It operates at speeds as high as 120 MHz and offers high-performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users’ implementations. 1.3 Device comparison Table 1. PXS20 Family Feature Set Feature PXS20 CPU Type 2 × e200z4 (in lock-step or decoupled operation) Architecture Harvard Execution speed 0 – 120 MHz (+2% FM) DMIPS intrinsic performance > 240 MIPS SIMD (DSP + FPU) Yes MMU 16 entry Instruction set PPC Yes Instruction set VLE Yes Instruction cache 4 KB, EDC MPU-16 regions Yes, replicated module Semaphore unit (SEMA4) Yes Buses Core bus AHB, 32-bit address, 64-bit data Internal periphery bus 32-bit address, 32-bit data |
Similar Part No. - SPXD2010VLQ80R |
|
Similar Description - SPXD2010VLQ80R |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |