ISO1540

ISO1541

SLLSEB6A – JULY 2012 – REVISED OCTOBER 2012

www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

PIN FUNCTIONS

ISO1540 and

I / O

DESCRIPTION

ISO1541

NAME

PIN

ISO1540

ISO1541

ISO1540

ISO1541

VCC1

1

-

-

Supply Voltage, Side 1

Supply Voltage, Side 1

SDA1

2

I / O

I / O

Serial Data, Side 1 Input/Output

Serial Data, Side 1 Input/Output

SCL1

3

I / O

I

Serial Clock Input/Output, Side 1 Serial Clock Input, Side 1

GND1

4

-

-

Ground, Side 1

Ground, Side 1

GND2

5

-

-

Ground, Side 2

Ground, Side 2

SCL2

6

I / O

O

Serial Clock Input/Output, Side 2 Serial Clock Output, Side 2

SDA2

7

I / O

I / O

Serial Data Input/Output, Side 2

Serial Data Input/Output, Side 2

VCC2

8

-

-

Supply Voltage, Side 2

Supply Voltage, Side 2

AVAILABLE OPTIONS

PRODUCT

RATED ISOLATION

PACKAGE

CHANNEL DIRECTION

MARKED AS

ORDERING NUMBER

ISO1540D (rail)

Both SDA and SCL

ISO1540

IS1540

are Bidirectional

ISO1540DR (reel)

D-8

(1)

ISO1541D (rail)

SDA is Bidirectional

ISO1541

IS1541

SCL is Unidirectional

ISO1541DR (reel)

(1)

See the Regulatory Information table for detailed Isolation specifications.

POWER STATE

INPUT

OUTPUT

VCC1 or VCC2 < 2.1 V

X

Z

VCC1 and VCC2 > 2.8 V

L

L

VCC1 and VCC2 > 2.8 V

H

Z

VCC1 and VCC2 > 2.8 V

?

(1)

H = High Level; L = Low Level; Z = High Impedance or Float; X = Irrelevant; ? = Indeterminate

(2)

2

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Product Folder Links: ISO1540 ISO1541