Electronic Components Datasheet Search |
|
W25P243A-4A Datasheet(PDF) 3 Page - Winbond |
|
W25P243A-4A Datasheet(HTML) 3 Page - Winbond |
3 / 18 page W25P243A Publication Release Date: August 1999 - 3 - Revision A3 PIN DESCRIPTION SYMBOL TYPE DESCRIPTION A0 −A15 Input, Synchronous Host address I/O1 −I/O64 I/O, Synchronous Data Inputs/Outputs CLK Input, Clock Processor host bus clock CE1, CE2, CE3 Input, Synchronous Chip enables GW Input, Synchronous Global write BWE Input, Synchronous Byte write enable from cache controller BW1 −BW8 Input, Synchronous Host bus byte enables used with BWE OE Input, Asynchronous Output enable input ADV Input, Synchronous Internal burst address counter advance ADSC Input, Synchronous Address status from Chip Set ADSP Input, Synchronous Address status from CPU ZZ Input, Asynchronous Snooze pin for low-power state, internal pull low LBO Input, Static Lower address burst order Connected to VSS: Device is in linear mode. Connected to VDD or unconnected: Device is in non- linear mode. VDDQ I/O power supply VSSQ I/O ground VDD Power supply VSS Ground RSV Reserved pin, don't use these pins NC No connection |
Similar Part No. - W25P243A-4A |
|
Similar Description - W25P243A-4A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |