Electronic Components Datasheet Search |
|
EM488M1644VTF-6F Datasheet(PDF) 9 Page - Eorex Corporation |
|
EM488M1644VTF-6F Datasheet(HTML) 9 Page - Eorex Corporation |
9 / 18 page eorex EM488M1644VTF Jan. 2011 www.eorex.com Recommended Power On and Initialization The following power on and initialization sequence guarantees the device is preconditioned to each user’s specific needs. (Like a conventional DRAM) During power on, all V and V DD DDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the “NOP” state. The power on voltage must not exceed V +0.3V on any of the input pins or V DD DD supplies. (CLK signal started at same time) After power on, an initial pause of 200 µs is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register. 9/18 |
Similar Part No. - EM488M1644VTF-6F |
|
Similar Description - EM488M1644VTF-6F |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |