 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M12L64322A-5TG2U Datasheet(PDF) 8 Page - Elite Semiconductor Memory Technology Inc. |
|
||||||||||||||||||||||||||||||
M12L64322A-5TG2U Datasheet(HTML) 8 Page - Elite Semiconductor Memory Technology Inc. |
|
|
8 / 46 page  ESMT M12L64322A (2U) Elite Semiconductor Memory Technology Inc. Publication Date: Apr. 2010 Revision: 1.0 8/46 SIMPLIFIED TRUTH TABLE COMMAND CKEn-1 CKEn CS RAS CAS WE DQM BA0,1 A10/AP A9~A0 Note Register Mode Register set H X L L L L X OP CODE 1,2 Auto Refresh H 3 Entry H L L L L H X X 3 L H H H X 3 Refresh Self Refresh Exit L H H X X X X X 3 Bank Active & Row Addr. H X L L H H X V Row Address Auto Precharge Disable L 4 Read & Column Address Auto Precharge Enable H X L H L H X V H Column Address (A0~A7) 4,5 Auto Precharge Disable L 4 Write & Column Address Auto Precharge Enable H X L H L L X V H Column Address (A0~A7) 4,5 Burst Stop H X L H H L X X 6 Bank Selection V L Precharge All Banks H X L L H L X X H X H X X X Entry H L L V V V X Clock Suspend or Active Power Down Exit L H X X X X X X H X X X Entry H L L H H H X H X X X Precharge Power Down Mode Exit L H L V V V X X DQM H X V X 7 H X X X No Operating Command H X L H H H X X (V = Valid, X = Don’t Care. H = Logic High, L = Logic Low) Note: 1.OP Code: Operating Code A0~A10 & BA0~BA1: Program keys. (@ MRS) 2.MRS can be issued only at all banks precharge state. A new command can be issued after 2 CLK cycles of MRS. 3.Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge of command is meant by “Auto”. Auto/self refresh can be issued only at all banks precharge state. 4.BA0~BA1 : Bank select addresses. If both BA1 and BA0 are “Low” at read, write, row active and precharge, bank A is selected. If both BA1 is “Low” and BA0 is “High” at read, write, row active and precharge, bank B is selected. If both BA1 is “High” and BA0 is “Low” at read, write, row active and precharge, bank C is selected. If both BA1 and BA0 are “High” at read, write, row active and precharge, bank D is selected If A10/AP is “High” at row precharge, BA1 and BA0 is ignored and all banks are selected. 5.During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst. 6.Burst stop command is valid at every burst length. 7.DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after.(Read DQM latency is 2) |
Similar Part No. - M12L64322A-5TG2U |
|
Similar Description - M12L64322A-5TG2U |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
