 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9842AJST Datasheet(PDF) 8 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD9842AJST Datasheet(HTML) 8 Page - Analog Devices |
|
|
8 / 23 page  REV. 0 AD9841A/AD9842A –8– DEFINITIONS OF SPECIFICATIONS DIFFERENTIAL NONLINEARITY (DNL) An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Thus every code must have a finite width. No missing codes guaranteed to 12-bit resolution indicates that all 4096 codes, respectively, must be present over all operating conditions. PEAK NONLINEARITY Peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the AD984x from a true straight line. The point used as “zero scale” occurs 1/2 LSB before the first code transition. “Positive full scale” is defined as a Level 1, 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a percentage of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC’s full-scale range. TOTAL OUTPUT NOISE The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB, and represents the rms noise level of the total signal chain at the specified gain setting. The output noise can be converted to an equivalent voltage, using the relationship 1 LSB = (ADC Full Scale/2 N codes) when N is the bit resolution of the ADC. For the AD9842A, 1 LSB is 500 µV, and for the AD9841A, 1 LSB is 2 mV. POWER SUPPLY REJECTION (PSR) The PSR is measured with a step change applied to the supply pins. This represents a very high frequency disturbance on the AD984xA’s power supply. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage. INTERNAL DELAY FOR SHP/SHD The internal delay (also called aperture delay) is the time delay that occurs from when a sampling edge is applied to the AD984xA until the actual sample of the input signal is held. Both SHP and SHD sample the input signal during the transition from low to high, so the internal delay is measured from each clock’s rising edge to the instant the actual internal sample is taken. EQUIVALENT INPUT CIRCUITS 330 DVDD DVSS Figure 1. Digital Inputs—SHP, SHD, DATACLK, CLPOB, CLPDM, HD, VD, PBLK, SCK, SL DVDD DVSS DRVSS DRVDD THREE- STATE DATA DOUT Figure 2. Data Outputs—D0–D9 (D11) 60 ACVDD ACVSS ACVSS Figure 3. CCDIN (Pin 30) 330 DVDD DVSS DVDD DVSS DVSS DATA IN RNW DATA OUT Figure 4. SDATA (Pin 47) |
Similar Part No. - AD9842AJST |
|
Similar Description - AD9842AJST |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
