Electronic Components Datasheet Search |
|
ADT7317 Datasheet(PDF) 3 Page - Analog Devices |
|
ADT7317 Datasheet(HTML) 3 Page - Analog Devices |
3 / 32 page ADT7316/7317/7318 –3– REV. PrN PRELIMINARY TECHNICAL DATA Scale Factor 2.2 mV/°C 0-VREF Output. TA = -40°C to +125°C 4.39 mV/°C 0-2VREF Output. TA = -40°C to +125°C DAC ERTERNAL REFERENCE INPUT 6 VREF Input Range 1 VDD V Buffered Reference Mode VREF Input Range 0.25 VDD V Unbuffered Reference Mode VREF Input Impedance 3 7 4 5 k Ω Unbuffered Reference Mode. 0-2 VREF Output Range. 74 90 k Ω Unbuffered Reference Mode. 0- VREF Output Range. >10 M Ω Buffered reference mode and Power-Down Mode Reference Feedthrough -90 d B Frequency=10KHz Channel-toChannel Isolation -75 d B Frequency=10KHz ON-CHIP REFERENCE Reference Voltage6 2.25 V Temperature Coefficient 6 8 0 ppm/ °C OUTPUT CHARACTERISTICS 6 Output Voltage 7 0.001 VDD-0.001 V This is a measure of the minimum and maximum drive capability of the output amplifier DC Output Impedance 0.5 Ω Short Circuit Current 25 mA VDD = +5V 16 m A VDD = +3V Power Up Time 2.5 µ s Coming out of Power Down Mode. VDD = +5 V 5 µ s Coming out of Power Down Mode. VDD = +3 V DIGITAL INPUTS 6 Input Current ± 1 µ A VIN = 0V to VDD VIL, Input Low Voltage 0.8 V VDD = +5V±10% 0.6 V VDD = +3V±10% VIH, Input High Voltage 1.89 V Pin Capacitance 3 1 0 p F All Digital Inputs SCL, SDA Glitch Rejection 5 0 ns Input Filtering Suppresses Noise Spikes of Less than 50 ns DIGITAL OUTPUT Output High Voltage, VOH 2.4 V ISOURCE = ISINK = 200 µA Output Low Voltage, VOL 0.4 V IOL = 3 mA Output High Current, IOH 1m A VOH = 5 V Output Capacitance, COUT 50 p F ALERT Output Saturation Voltage 0.8 V IOUT = 4 mA I 2CTIMINGCHARACTERISTICS8,9 Serial Clock Period, t1 2.5 µ s Fast-Mode I2C. See Figure 1 Data In Setup Time to SCL High, t2 Data Out Stable after SCL Low, t3 0 ns See Figure 1 SDA Low Setup Time to SCL Low (Start Condition), t4 50 ns See Figure 1 SDA High Hold Time after SCL High (Stop Condition), t5 50 ns See Figure 1 SDA and SCL Fall Time, t6 90 ns See Figure 1 SPI TIMING CHARACTERISTICS 10,11 CS to SCLK Setup Time, t 1 0 ns See Figure 2 SCLK High Pulsewidth, t2 50 ns See Figure 2 SCLK Low Pulse, t3 50 ns See Figure 2 Data Access Time after SCLK Falling edge, t4 12 35 ns See Figure 2 Data Setup Time Prior to SCLK Rising Edge, t5 20 ns See Figure 2 Data Hold Time after SCLK Rising Edge, t6 0 ns See Figure 2 CS to SCLK Hold Time, t 7 0 ns See Figure 2 CS to DOUT High Impedance, t 8 40 ns See Figure 2 POWER REQUIREMENTS VDD 2.7 5.5 V VDD Settling Time 50 ms VDD settles to within 10% of it’s final voltage level. Parameter 2 Min Typ M a x Units Conditions/Comments |
Similar Part No. - ADT7317 |
|
Similar Description - ADT7317 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |