Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

OR3LP26B Datasheet(PDF) 1 Page - Agere Systems

Part # OR3LP26B
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
Download  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3LP26B Datasheet(HTML) 1 Page - Agere Systems

  OR3LP26B Datasheet HTML 1Page - Agere Systems OR3LP26B Datasheet HTML 2Page - Agere Systems OR3LP26B Datasheet HTML 3Page - Agere Systems OR3LP26B Datasheet HTML 4Page - Agere Systems OR3LP26B Datasheet HTML 5Page - Agere Systems OR3LP26B Datasheet HTML 6Page - Agere Systems OR3LP26B Datasheet HTML 7Page - Agere Systems OR3LP26B Datasheet HTML 8Page - Agere Systems OR3LP26B Datasheet HTML 9Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 184 page
background image
Data Sheet
March 2000
ORCA® OR3LP26B Field-Programmable System Chip (FPSC)
Embedded Master/Target PCI Interface
Introduction
Lucent Technologies Microelectronics Group has
developed a solution for designers who need the
many advantages of an FPGA-based design imple-
mentation, coupled with the high bandwidth of an
industry-standard PCI interface. The ORCA
OR3LP26B (a member of the Series 3+ FPSC family)
provides a full-featured 33/50/66 MHz, 32-/64-bit PCI
interface, fully designed and tested, in hardware, plus
FPGA logic for user-programmable functions.
PCI Bus Core Highlights
s
Implemented in an ORCA Series 3 OR3L125B
base array, displacing the bottom ten rows of 28
columns.
s
Core is a well-tested ASIC model.
s
Fully compliant to Revision 2.2 of PCI Local Bus
specification.
s
Operates at PCI bus speeds up to 66 MHz on a
32-/64-bit wide bus.
s
Comprises two independent controllers for Master
and Target.
s
Meets/exceeds all requirements for PICMG* Hot
Swap friendly silicon, full Hot Swap model, per the
CompactPCI* Hot Swap specification, PICMG 2.1
R1.0.
s
PCI SIG Hot Plug (R1.0) compliant.
s
Four internal FIFOs individually buffer both direc-
tions of both the Master and Target interfaces:
— Both Master FIFOs are 64 bits wide by 32 bits
deep.
— Both Target FIFOs are 64 bits wide by 16 bits
deep.
s
Capable of no-wait-state, full-burst PCI transfers in
either direction, on either the Master or Target
interface. The dual 64-bit data paths extend into
the FPGA logic, permitting full-bandwidth, simulta-
neous bidirectional data transfers of up to
528 Mbytes/s to be sustained indefinitely.
s
Can be configured to provide either two 64-bit
buses (one in each direction) to be multiplexed
between Master and Target, or four independent
32-bit buses.
s
Provides many hardware options in the PCI core
that are set during FPGA logic configuration.
s
Operates within the requirements of the PCI 5 V
and 3.3 V signaling environments and 3.3 V com-
mercial environmental conditions, allowing the
same device to be used in 5 V or 3.3 V PCI sys-
tems.
s
FPGA is reconfigurable via the PCI interface's con-
figuration space (as well as conventionally), allow-
ing the FPGA to be field-updated to meet late-
breaking requirements of emerging protocols.
* PICMG and CompactPCI are registered trademarks of the PCI
Industrial Computer Manufacturers Group.
Table 1. ORCA OR3LP26B PCI FPSC Solution—Available FPGA Logic
† The embedded core and interface comprise approximately 85K standard-cell ASIC gates in addition to these usable gates. The usable
gate counts range from a logic-only gate count to a gate count assuming 30% of the PFUs/SLICs being used as RAMs. The logic-only
gate count includes each PFU/SLIC (counted as 108 gates per PFU/SLIC), including 12 gates per LUT/FF pair (eight per PFU), and 12
gates per SLIC/FF pair (one per PFU). Each of the four PIOs per PIC is counted as 16 gates (two FFs, fast-capture latch, output logic,
CLK drivers, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32 x 4
RAM (or 512 gates) per PFU.
Device
Usable Gates
Number of
LUTs
Number of
Registers
Max User
RAM
Max User
I/Os
Array
Size
Number of
PFUs
OR3LP26B
60K—120K
4032
5304
64K
259
18 x 28
504


Similar Part No. - OR3LP26B

ManufacturerPart #DatasheetDescription
logo
PREMIER DEVICES, INC.
OR3005230W PDI-OR3005230W Datasheet
159Kb / 4P
   Superior return loss performance
logo
Agere Systems
OR3C55 AGERE-OR3C55 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3C55 AGERE-OR3C55 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3C55-4BA256 AGERE-OR3C55-4BA256 Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
OR3C55-4BA256I AGERE-OR3C55-4BA256I Datasheet
4Mb / 210P
   3C and 3T Field-Programmable Gate Arrays
More results

Similar Description - OR3LP26B

ManufacturerPart #DatasheetDescription
logo
Agere Systems
OR3TP12 AGERE-OR3TP12 Datasheet
2Mb / 128P
   Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
ORT8850 AGERE-ORT8850 Datasheet
2Mb / 112P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
logo
List of Unclassifed Man...
PCI9080 ETC-PCI9080 Datasheet
1Mb / 192P
   12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
logo
Agere Systems
ORT4622 AGERE-ORT4622 Datasheet
1Mb / 90P
   Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
logo
Lattice Semiconductor
ORT8850 LATTICE-ORT8850 Datasheet
1Mb / 105P
   Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
logo
Applied Micro Circuits ...
S5935 AMCC-S5935 Datasheet
705Kb / 190P
   PCI 5V Bus Master/Target Device 32-bit
logo
PLX Technology
PCI9050 PLX-PCI9050 Datasheet
208Kb / 2P
   Bus Target Interface Chip
logo
NXP Semiconductors
SCN2651 PHILIPS-SCN2651 Datasheet
118Kb / 15P
   Programmable communications interface PCI
1994 Apr 27
logo
Texas Instruments
TMS9901 TI-TMS9901 Datasheet
555Kb / 13P
[Old version datasheet]   programmable system interface
logo
National Semiconductor ...
PC87415 NSC-PC87415 Datasheet
374Kb / 42P
   PCI-IDE DMA Master Mode Interface Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com