Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

74LCX112MTC Datasheet(PDF) 4 Page - Fairchild Semiconductor

Part # 74LCX112MTC
Description  Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

74LCX112MTC Datasheet(HTML) 4 Page - Fairchild Semiconductor

  74LCX112MTC Datasheet HTML 1Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 2Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 3Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 4Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 5Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 6Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 7Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 8Page - Fairchild Semiconductor 74LCX112MTC Datasheet HTML 9Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
www.fairchildsemi.com
4
AC Electrical Characteristics
Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL), or LOW-to-HIGH (tOSLH).
Dynamic Switching Characteristics
Capacitance
Symbol
Parameters
TA = 40°C to 85°C, RL = 500Ω
Units
VCC = 3.3V ± 0.3V
VCC = 2.7V
VCC = 2.5V ± 0.2V
CL=50 pF
CL = 50 pF
CL=30 pF
Min
Max
Min
Max
Min
Max
fMAX
Maximum Clock Frequency
150
150
150
MHz
tPHL
Propagation Delay
1.5
7.5
1.5
8.0
1.5
9.0
ns
tPLH
CPn to Qn or Qn
1.57.5
1.58.0
1.59.0
tPHL
Propagation Delay
1.5
7.0
1.5
8.0
1.5
8.4
ns
tPLH
CDn or SDn to Qn or Qn
1.57.0
1.78.0
1.58.4
tS
Setup Time
2.5
2.5
4.0
ns
tH
Hold Time
1.5
1.5
2.0
ns
tW
Pulse Width CP
3.3
3.3
4.0
ns
tW
Pulse Width (CD, SD)
3.3
3.3
4.0
ns
tREC
Recovery Time
2.0
2.5
4.5
ns
tOSHL
Output to Output Skew
1.0
ns
tOSLH
(Note 4)
1.0
Symbol
Parameter
Conditions
VCC
TA = 25°C
Units
(V)
Typical
VOLP
Quiet Output Dynamic Peak VOL
CL = 50 pF, VIH = 3.3V, VIL = 0V
3.3
0.8
V
CL = 30 pF, VIH = 2.5V, VIL = 0V
2.5
0.6
VOLV
Quiet Output Dynamic Valley VOL
CL = 50 pF, VIH = 3.3V, VIL = 0V
3.3
−0.8
V
CL = 30 pF, VIH = 2.5V, VIL = 0V
2.5
−0.6
Symbol
Parameter
Conditions
Typical
Units
CIN
Input Capacitance
VCC = Open, VI = 0V or VCC
7pF
COUT
Output Capacitance
VCC = 3.3V, VI = 0V or VCC
8pF
CPD
Power Dissipation Capacitance
VCC = 3.3V, VI = 0V or VCC, f = 10 MHz
25
pF


Similar Part No. - 74LCX112MTC

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
74LCX112MTC ONSEMI-74LCX112MTC Datasheet
205Kb / 11P
   Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Revised February 2001
logo
Fairchild Semiconductor
74LCX112MTCX FAIRCHILD-74LCX112MTCX Datasheet
102Kb / 9P
   Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs
More results

Similar Description - 74LCX112MTC

ManufacturerPart #DatasheetDescription
logo
ON Semiconductor
74LCX112 ONSEMI-74LCX112 Datasheet
205Kb / 11P
   Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs
Revised February 2001
logo
Fairchild Semiconductor
74LCX112MTCX FAIRCHILD-74LCX112MTCX Datasheet
102Kb / 9P
   Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs
logo
NXP Semiconductors
74ALS112A PHILIPS-74ALS112A Datasheet
92Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1991 Feb 08
logo
Texas Instruments
SN74F112NSR TI1-SN74F112NSR Datasheet
627Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
logo
NXP Semiconductors
74F112 PHILIPS-74F112 Datasheet
83Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1990 Feb 09
logo
Mitsubishi Electric Sem...
M74LS73AP MITSUBISHI-M74LS73AP Datasheet
220Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
logo
Fairchild Semiconductor
74LCX74 FAIRCHILD-74LCX74 Datasheet
89Kb / 11P
   Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
logo
ON Semiconductor
74LCX74 ONSEMI-74LCX74 Datasheet
682Kb / 13P
   Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs
December 2013 Rev. 1.7.1
logo
Unisonic Technologies
U74LCX74 UTC-U74LCX74 Datasheet
175Kb / 7P
   LOW VOLTAGE DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH 5V TOLERANT INPUTS
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com