Electronic Components Datasheet Search |
|
ADS41B49 Datasheet(PDF) 2 Page - Texas Instruments |
|
ADS41B49 Datasheet(HTML) 2 Page - Texas Instruments |
2 / 65 page ADS41B29 ADS41B49 SBAS486E – NOVEMBER 2009 – REVISED JULY 2012 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. ORDERING INFORMATION(1) SPECIFIED PACKAGE- PACKAGE TEMPERATURE LEAD/BALL PACKAGE ORDERING TRANSPORT PRODUCT LEAD DESIGNATOR RANGE ECO PLAN(2) FINISH MARKING NUMBER MEDIA ADS41B29IRGZR Tape and reel GREEN (RoHS, ADS41B29 QFN-48 RGZ –40°C to +85°C Cu/NiPdAu AZ41B29 no Sb/Br) ADS41B29IRGZT Tape and reel ADS41B49IRGZR Tape and reel GREEN (RoHS, ADS41B49 QFN-48 RGZ –40°C to +85°C Cu/NiPdAu AZ41B49 no Sb/Br) ADS41B49IRGZT Tape and reel (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com. (2) Eco Plan is the planned eco-friendly classification. Green (RoHS, no Sb/Br): TI defines Green to mean Pb-Free (RoHS compatible) and free of Bromine- (Br) and Antimony- (Sb) based flame retardants. Refer to the Quality and Lead-Free (Pb-Free) Data web site for more information. ABSOLUTE MAXIMUM RATINGS (1) ADS41B29, ADS41B49 MIN MAX UNIT Supply voltage range, AVDD –0.3 2.1 V Supply voltage range, AVDD_BUF –0.3 3.9 V Supply voltage range, DRVDD –0.3 2.1 V Voltage between AGND and DRGND –0.3 0.3 V Voltage between AVDD to DRVDD (when AVDD leads DRVDD) –2.4 2.4 V Voltage between DRVDD to AVDD (when DRVDD leads AVDD) –2.4 2.4 V Voltage between AVDD_BUF to DRVDD/AVDD –4.2 4.2 V Minimum INP, INM –0.3 V (1.9, AVDD + 0.3) Voltage applied to input pins CLKP, CLKM(2), RESET, SCLK, –0.3 AVDD + 0.3 V SDATA, SEN, DFS Operating free-air temperature range, TA –40 +85 °C Operating junction temperature range, TJ +125 °C Storage temperature range, Tstg –65 +150 °C ESD, human body model (HBM) 2 kV (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is less than |0.3V|. Doing so prevents the ESD protection diodes at the clock input pins from turning on. 2 Copyright © 2009–2012, Texas Instruments Incorporated |
Similar Part No. - ADS41B49_13 |
|
Similar Description - ADS41B49_13 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |