Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320F241FNS Datasheet(PDF) 9 Page - Texas Instruments

Part # TMS320F241FNS
Description  DSP CONTROLLERS
Download  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320F241FNS Datasheet(HTML) 9 Page - Texas Instruments

Back Button TMS320F241FNS Datasheet HTML 5Page - Texas Instruments TMS320F241FNS Datasheet HTML 6Page - Texas Instruments TMS320F241FNS Datasheet HTML 7Page - Texas Instruments TMS320F241FNS Datasheet HTML 8Page - Texas Instruments TMS320F241FNS Datasheet HTML 9Page - Texas Instruments TMS320F241FNS Datasheet HTML 10Page - Texas Instruments TMS320F241FNS Datasheet HTML 11Page - Texas Instruments TMS320F241FNS Datasheet HTML 12Page - Texas Instruments TMS320F241FNS Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 122 page
background image
TMS320F243, TMS320F241
DSP CONTROLLERS
SPRS064D − DECEMBER 1997 − REVISED FEBRUARY 2006
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
Terminal Functions - F243 PGE Package (Continued)
NAME
144
LQFP
TYPE†
RESET
STATE‡
DESCRIPTION
NAME
NO.
TYPE†
STATE‡
DESCRIPTION
SERIAL PERIPHERAL INTERFACE (SPI) AND BIT I/O PINS
SPISIMO/IOPC2
60
I/O
I
SPI slave in, master out or GPIO
SPISOMI/IOPC3
62
I/O
I
SPI slave out, master in or GPIO
SPICLK/IOPC4
64
I/O
I
SPI clock or GPIO
SPISTE/IOPC5
66
I/O
I
SPI slave transmit enable (optional) or GPIO
SERIAL COMMUNICATIONS INTERFACE (SCI) AND BIT I/O PINS
SCITXD/IOPA0
56
I/O
I
SCI asynchronous serial port transmit data or GPIO
SCIRXD/IOPA1
58
I/O
I
SCI asynchronous serial port receive data or GPIO
CONTROLLER AREA NETWORK (CAN)
CANTX/IOPC6
115
I/O
I
CAN transmit data or GPIO
CANRX/IOPC7
113
I/O
I
CAN receive data or GPIO
INTERRUPT, EXTERNAL ACCESS, AND MISCELLANEOUS SIGNALS
RS
19
I/O
I
Device reset. RS causes the F243/241 to terminate execution and sets
PC = 0. When RS is brought to a high level, execution begins at location
zero of program memory. RS affects (or sets to zero) various registers
and status bits. When the watchdog timer overflows, it initiates a system
reset pulse that is reflected on the RS pin. This pulse is eight clock cycles
wide.
NMI§
79
I
I
Nonmaskable interrupt. When NMI is activated, the device is interrupted
regardless of the state of the INTM bit of the status register. NMI is
(falling) edge- and low-level-sensitive. To be recognized by the core, this
pin must be kept low for at least one clock cycle after the falling edge.
XINT1/IOPA2
83
I/O
I
External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-
sensitive. To be recognized by the core, these pins must be kept
high/low for at least one clock cycle after the edge. The edge polarity is
programmable.
XINT2/ADCSOC/IOPD1
81
I/O
I
External user interrupt 2. External “start-of-conversion” input for
ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. To be
recognized by the core, these pins must be kept high/low for at least one
clock cycle after the edge. The edge polarity is programmable.
MP/MC
43
I
I
Microprocessor/Microcomputer mode select. If this pin is low during
reset, the device is put in microcomputer mode and program execution
begins at 0000h of internal program memory (flash EEPROM). A high
value during reset puts the device in microprocessor mode and program
execution begins at 0000h of external program memory.
(
↓)
READY
44
I
I
READY is pulled low to add wait states for external accesses. READY
indicates that an external device is prepared for a bus transaction to be
completed. If the device is not ready, it pulls the READY pin low. The
processor waits one cycle and checks READY again. Note that the
processor performs READY-detection if at least one software wait state
is programmed. To meet the external READY timings, the wait-state
generator control register (WSGR) should be programmed for at least
one wait state.
(
↑)
† I = input, O = output, Z = high impedance
‡ The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is
an output, its level at reset is indicated.
§ At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS is enabled.
NOTE: Bold, italicized pin names indicate pin function after reset.
LEGEND:
↑ − Internal pullup
↓ − Internal pulldown
(Typical active pullup/pulldown value is 150
µA.)


Similar Part No. - TMS320F241FNS

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMS320F241FNS TI1-TMS320F241FNS Datasheet
1Mb / 122P
[Old version datasheet]   DSP CONTROLLERS
More results

Similar Description - TMS320F241FNS

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMS320LC2401A TI-TMS320LC2401A Datasheet
1Mb / 88P
[Old version datasheet]   DSP CONTROLLERS
TMS320LC2406A TI-TMS320LC2406A Datasheet
1Mb / 133P
[Old version datasheet]   DSP CONTROLLERS
TMS320F243 TI-TMS320F243_07 Datasheet
1Mb / 121P
[Old version datasheet]   DSP CONTROLLERS
TMS320LF2401A TI-TMS320LF2401A_07 Datasheet
1Mb / 88P
[Old version datasheet]   DSP CONTROLLERS
SM320LF2407-EP TI1-SM320LF2407-EP Datasheet
1Mb / 112P
[Old version datasheet]   DSP CONTROLLERS
TMS320LF2407 TI-TMS320LF2407_08 Datasheet
1Mb / 116P
[Old version datasheet]   DSP CONTROLLERS
TMS320LF2407 TI-TMS320LF2407 Datasheet
1Mb / 106P
[Old version datasheet]   DSP CONTROLLERS
TMS320LF2407 TI-TMS320LF2407 Datasheet
1Mb / 106P
[Old version datasheet]   DSP CONTROLLERS
SM320LF2407A-EP TI1-SM320LF2407A-EP Datasheet
1Mb / 112P
[Old version datasheet]   DSP CONTROLLERS
TMS320LF2407 TI1-TMS320LF2407_13 Datasheet
1Mb / 117P
[Old version datasheet]   DSP CONTROLLERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com