UDG-01067

UCC27423

GND

1

2

3

4

INB

INA

7

6

5

8

OUTA

VDD

OUTB

INPUT

1

µF

CER

2.2

µF

VDD

ENBB

ENBA

CLOAD

UDG-01066

UCC27423

GND

1

2

3

4

INB

INA

7

6

5

8

OUTA

VDD

OUTB

INPUT

1

µF

CER

100

µF

AL EL

DSCHOTTKY

VDD

C2

1

µF

VSNS

RSNS

0.1

Ω

C3

100

µF

10

Ω

+

DADJ

5.5 V

ENBB

ENBA

UCC27423, UCC27424, UCC27425

SLUS545D – NOVEMBER 2002 – REVISED MAY 2013

www.ti.com

Figure 4.

Operational Waveforms and Circuit Layout

Figure 5 shows the circuit performance achievable with a single driver (1/2 of the 8-pin IC) driving a 10-nF load.

The input pulsewidth (not shown) is set to 300ns to show both transitions in the output waveform. Note the linear

rise and fall edges of the switching waveforms. This is due to the constant output current characteristic of the

driver as opposed to the resistive output impedance of traditional MOSFET-based gate drivers.

Figure 5.

8

Submit Documentation Feedback

Copyright © 2002–2013, Texas Instruments Incorporated

Product Folder Links: UCC27423 UCC27424 UCC27425