Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY7C1339G-133AXC Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY7C1339G-133AXC
Description  4-Mbit (128 K x 32) Pipelined Sync SRAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1339G-133AXC Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY7C1339G-133AXC Datasheet HTML 1Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 2Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 3Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 4Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1339G-133AXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 22 page
background image
CY7C1339G
Document Number: 38-05520 Rev. *N
Page 5 of 22
Functional Overview
All synchronous inputs pass through input registers controlled by
the rising edge of the clock. All data outputs pass through output
registers controlled by the rising edge of the clock. Maximum
access delay from the clock rise (tCO) is 4.0 ns (133-MHz
device).
The CY7C1339G supports secondary cache in systems utilizing
either a linear or interleaved burst sequence. The interleaved
burst order supports Pentium and i486
 processors. The linear
burst sequence is suited for processors that utilize a linear burst
sequence. The burst order is user selectable, and is determined
by sampling the MODE input. Accesses can be initiated with
either the processor address strobe (ADSP) or the controller
address strobe (ADSC). Address advancement through the
burst sequence is controlled by the ADV input. A two-bit on-chip
wraparound burst counter captures the first address in a burst
sequence and automatically increments the address for the rest
of the burst access.
Byte write operations are qualified with the byte write enable
(BWE) and byte write select (BW[A:D]) inputs. A global write
enable (GW) overrides all byte write inputs and writes data to all
four bytes. All writes are simplified with on-chip synchronous
self-timed write circuitry.
Three synchronous chip selects (CE1, CE2, CE3) and an
asynchronous output enable (OE) provide for easy bank
selection and output tri-state control. ADSP is ignored if CE1 is
HIGH.
Single Read Accesses
This access is initiated when the following conditions are
satisfied at clock rise: (1) ADSP or ADSC is asserted LOW,
(2) CE1, CE2, CE3 are all asserted active, and (3) the write
signals (GW, BWE) are all deserted HIGH. ADSP is ignored if
CE1 is HIGH. The address presented to the address inputs (A)
is stored into the address advancement logic and the address
register while being presented to the memory array. The
corresponding data is allowed to propagate to the input of the
output registers. At the rising edge of the next clock the data is
allowed to propagate through the output register and onto the
data bus within 2.6 ns (250-MHz device) if OE is active LOW. The
only exception occurs when the SRAM is emerging from a
deselected state to a selected state, its outputs are always
tri-stated during the first cycle of the access. After the first cycle
of the access, the outputs are controlled by the OE signal.
Consecutive single read cycles are supported. Once the SRAM
is deselected at clock rise by the chip select and either ADSP or
ADSC signals, its output will tri-state immediately.
Single Write Accesses Initiated by ADSP
This access is initiated when both of the following conditions are
satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE1,
CE2, CE3 are all asserted active. The address presented to A is
loaded into the address register and the address advancement
logic while being delivered to the memory array. The Write
signals (GW, BWE, and BW[A:D]) and ADV inputs are ignored
during this first cycle.
ADSP-triggered write accesses require two clock cycles to
complete. If GW is asserted LOW on the second clock rise, the
data presented to the DQs inputs is written into the
corresponding address location in the memory array. If GW is
HIGH, then the write operation is controlled by BWE and BW[A:D]
signals. The CY7C1339G provides byte write capability that is
described in the Write Cycle Descriptions table. Asserting the
byte write enable input (BWE) with the selected byte write
(BW[A:D]) input, will selectively write to only the desired bytes.
Bytes not selected during a byte write operation will remain
unaltered. A synchronous self-timed Write mechanism has been
provided to simplify the Write operations.
Because the CY7C1339G is a common I/O device, the output
enable (OE) must be deserted HIGH before presenting data to
the DQs inputs. Doing so will tri-state the output drivers. As a
safety precaution, DQs are automatically tri-stated whenever a
write cycle is detected, regardless of the state of OE.
Single Write Accesses Initiated by ADSC
ADSC Write accesses are initiated when the following conditions
are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deserted
HIGH, (3) CE1, CE2, CE3 are all asserted active, and (4) the
appropriate combination of the write inputs (GW, BWE, and
BW[A:D]) are asserted active to conduct a write to the desired
byte(s). ADSC-triggered write accesses require a single clock
cycle to complete. The address presented to A is loaded into the
address register and the address advancement logic while being
delivered to the memory array. The ADV input is ignored during
this cycle. If a global write is conducted, the data presented to
the DQs is written into the corresponding address location in the
memory core. If a byte write is conducted, only the selected bytes
are written. Bytes not selected during a byte write operation will
remain unaltered. A synchronous self-timed write mechanism
has been provided to simplify the write operations.
Because the CY7C1339G is a common I/O device, the output
enable (OE) must be deserted HIGH before presenting data to
the DQs inputs. Doing so will tri-state the output drivers. As a
safety precaution, DQs are automatically tri-stated whenever a
Write cycle is detected, regardless of the state of OE.
NC,
NC/9M,
NC/18M,
NC/72M,
NC/144M,
NC/288M,
NC/576M,
NC/1G
No Connects. Not internally connected to the die. NC/9M, NC/18M, NC/72M, NC/144M, NC/288M,
NC/576M and NC/1G are address expansion pins are not internally connected to the die.
Pin Definitions (continued)
Name
I/O
Description


Similar Part No. - CY7C1339G-133AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1339G-133AXC CYPRESS-CY7C1339G-133AXC Datasheet
340Kb / 17P
   4 - MBIT ( 128K X 32 ) PIPELINED SYNC SRAM
CY7C1339G-133AXC CYPRESS-CY7C1339G-133AXC Datasheet
415Kb / 18P
   4-Mbit (128K x 32) Pipelined Sync SRAM
CY7C1339G-133AXC CYPRESS-CY7C1339G-133AXC Datasheet
629Kb / 21P
   4-Mbit (128 K 횞 32) Pipelined Sync SRAM
More results

Similar Description - CY7C1339G-133AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1339G CYPRESS-CY7C1339G_12 Datasheet
629Kb / 21P
   4-Mbit (128 K 횞 32) Pipelined Sync SRAM
CY7C1347G CYPRESS-CY7C1347G_13 Datasheet
567Kb / 26P
   4-Mbit (128 K x 36) Pipelined Sync SRAM
CY7C1347G CYPRESS-CY7C1347G_12 Datasheet
538Kb / 25P
   4-Mbit (128 K 횞 36) Pipelined Sync SRAM
CY7C1338G CYPRESS-CY7C1338G_13 Datasheet
610Kb / 22P
   4-Mbit (128 K x 32) Flow-Through Sync SRAM
CY7C1339G CYPRESS-CY7C1339G_06 Datasheet
415Kb / 18P
   4-Mbit (128K x 32) Pipelined Sync SRAM
CY7C1339F CYPRESS-CY7C1339F Datasheet
418Kb / 17P
   4-Mbit (128K x 32) Pipelined Sync SRAM
CY7C1339G CYPRESS-CY7C1339G Datasheet
340Kb / 17P
   4 - MBIT ( 128K X 32 ) PIPELINED SYNC SRAM
CY7C1347G CYPRESS-CY7C1347G_11 Datasheet
808Kb / 24P
   4-Mbit (128 K x 36) Pipelined Sync SRAM Asynchronous output enable
CY7C1327G CYPRESS-CY7C1327G_13 Datasheet
779Kb / 23P
   4-Mbit (256 K x 18) Pipelined Sync SRAM
CY7C1340G CYPRESS-CY7C1340G Datasheet
349Kb / 16P
   4-Mbit (128K x 32) Pipelined DCD Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com