Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14B512P-SFXIT Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY14B512P-SFXIT
Description  512-Kbit (64 K x 8) Serial (SPI) nvSRAM with Real Time Clock
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B512P-SFXIT Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY14B512P-SFXIT Datasheet HTML 1Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 2Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 3Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 4Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 5Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 6Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 7Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 8Page - Cypress Semiconductor CY14B512P-SFXIT Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 35 page
background image
CY14B512P
Document Number: 001-53872 Rev. *I
Page 5 of 35
Figure 2 shows the proper connection of the storage capacitor
(VCAP) for AutoStore operation. Refer to DC Electrical
Characteristics on page 23 for the size of the VCAP.
Figure 2. AutoStore Mode
Software STORE Operation
Software STORE allows the user to trigger a STORE operation
through a special SPI instruction. The STORE operation is
initiated by executing a STORE instruction regardless of whether
a write has been performed since the last NV operation.
A STORE cycle takes tSTORE time to complete, during which all
the memory accesses to nvSRAM are inhibited. The RDY bit of
the Status Register or the HSB pin may be polled to find the
Ready / Busy status of the nvSRAM. After the tSTORE cycle time
is completed, the SRAM is activated again for read and write
operations.
Hardware STORE and HSB Pin Operation
The HSB pin in CY14B512P is used to control and acknowledge
STORE operations. If no STORE/RECALL is in progress, this pin
can be used to request a Hardware STORE cycle. When the
HSB pin is driven LOW, the CY14B512P conditionally initiates a
STORE operation after tDELAY duration. A STORE cycle starts
only if a write to the SRAM was performed since the last STORE
or RECALL cycle. Reads and writes to the memory are inhibited
for tSTORE duration or as long as HSB pin is LOW.
The HSB pin also acts as an open drain driver (internal 100-k
weak pull-up resistor) that is internally driven LOW to indicate a
busy condition when the STORE (initiated by any means) is in
progress.
Note After each Hardware and Software STORE operation HSB
is driven HIGH for a short time (tHHHD) with standard output high
current and then remains HIGH by an internal 100-k
 pull-up
resistor.
Note For successful last data byte STORE, a hardware store
should be initiated atleast one clock cycle after the last data bit
D0 is received.
Upon completion of the STORE operation, the nvSRAM memory
access is inhibited for tLZHSB time after HSB pin returns HIGH.
The HSB pin must be left unconnected if not used.
RECALL Operation
A RECALL operation transfers the data stored in the nonvolatile
QuantumTrap elements to the SRAM. In CY14B512P, a
RECALL may be initiated in two ways: Hardware RECALL,
initiated on power-up; and Software RECALL, initiated by a SPI
RECALL instruction.
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared. Next, the nonvolatile information is transferred into the
SRAM cells. All memory accesses are inhibited while a RECALL
cycle is in progress. The RECALL operation does not alter the
data in the nonvolatile elements.
Hardware RECALL (Power-Up)
During power-up, when VCC crosses VSWITCH, an automatic
RECALL sequence is initiated, which transfers the content of
nonvolatile memory on to the SRAM.
A Power-Up RECALL cycle takes tFA time to complete and the
memory access is disabled during this time. HSB pin is used to
detect the Ready status of the device.
Software RECALL
Software RECALL allows the user to initiate a RECALL operation
to restore the content of nonvolatile memory on to the SRAM. In
CY14B512P, this can be done by issuing a RECALL instruction
in SPI.
A Software RECALL takes tRECALL time to complete during
which all memory accesses to nvSRAM are inhibited. The
controller must provide sufficient delay for the RECALL operation
to complete before issuing any memory access instructions.
Disabling and Enabling AutoStore
If the application does not require the AutoStore feature, it can
be disabled in CY14B512P by using the ASDISB instruction. If
this is done, the nvSRAM does not perform a STORE operation
at power-down.
AutoStore can be re-enabled by using the ASENB instruction.
However, these operations are not nonvolatile and if the user
needs this setting to survive the power cycle, a STORE operation
must be performed following AutoStore Disable or Enable
operation.
Note CY14B512P comes from the factory with AutoStore
Enabled and 0x00 written in all cells.
Note If AutoStore is disabled and VCAP is not required, then the
VCAP pin must be left open. The VCAP pin must never be
connected to ground. The Power-Up RECALL operation cannot
be disabled in any case.
0.1 uF
VCC
VCAP
CS
VCAP
VSS
VCC


Similar Part No. - CY14B512P-SFXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B512P-SFXIT CYPRESS-CY14B512P-SFXIT Datasheet
1Mb / 36P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B512P-SFXIT CYPRESS-CY14B512P-SFXIT Datasheet
1Mb / 34P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
More results

Similar Description - CY14B512P-SFXIT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B512P CYPRESS-CY14B512P Datasheet
1Mb / 36P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B512P CYPRESS-CY14B512P_12 Datasheet
1Mb / 34P
   512-Kbit (64 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C512I CYPRESS-CY14C512I_13 Datasheet
2Mb / 41P
   512-Kbit (64 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C512I CYPRESS-CY14C512I Datasheet
1Mb / 41P
   512-Kbit (64 K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C512PA CYPRESS-CY14C512PA_12 Datasheet
1Mb / 42P
   512-Kbit (64 K 횞 8) SPI nvSRAM with Real Time Clock
CY14C064PA CYPRESS-CY14C064PA Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock with Real Time Clock
CY14C064PA CYPRESS-CY14C064PA_13 Datasheet
1Mb / 43P
   64-Kbit (8 K x 8) SPI nvSRAM with Real Time Clock
CY14B512Q1 CYPRESS-CY14B512Q1_13 Datasheet
1Mb / 27P
   512-Kbit (64 K x 8) Serial (SPI) nvSRAM
CY14C512PA CYPRESS-CY14C512PA Datasheet
1Mb / 43P
   512-Kbit (64 K x 8) SPI nvSRAM with Real Time Clock Full-featured RTC
CY14C512I CYPRESS-CY14C512I_12 Datasheet
1Mb / 40P
   512-Kbit (64 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com