Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CY14B101I-SFXI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY14B101I-SFXI
Description  1-Mbit (128 K x 8) Serial (I2C) nvSRAM with Real Time Clock
Download  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY14B101I-SFXI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY14B101I-SFXI Datasheet HTML 3Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 4Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 5Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 6Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 7Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 8Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 9Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 10Page - Cypress Semiconductor CY14B101I-SFXI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 42 page
background image
CY14C101I
CY14B101I
CY14E101I
Document Number: 001-54391 Rev. *K
Page 7 of 42
Slave Device Address
Every slave device on an I2C bus has a device select address.
The first byte after START condition contains the slave device
address with which the master intends to communicate. The
seven MSBs are the device address and the LSB (R/W bit) is
used for indicating Read or Write operation. The CY14X101I
reserves three sets of upper 4 MSBs [7:4] in the slave device
address field for accessing the Memory, RTC Registers, and
Control Registers. The accessing mechanism is described in the
following section.
The nvSRAM product provides three different functionalities:
Memory, RTC Registers and Control Registers functions (such
as serial number and product ID). The three functions of the
device are accessed through different slave device addresses.
The first four most significant bits [7:4] in the device address
register are used to select between the nvSRAM functions.
Memory Slave Device
The nvSRAM device is selected for read/write if the master
issues the slave address as 1010b followed by two bits of device
select. If the slave address sent by the master matches with the
Memory Slave device address then depending on the R/W bit of
the slave address, the data will be either read from (R/W = ‘1’) or
written to (R/W = ‘0’) the nvSRAM.
The address length for CY14X101I is 17 bits, and thus it requires
three address bytes to map the entire memory address location.
To save an extra byte for memory addressing, the 17th bit (A16)
is mapped to the slave address select bit (A0). The dedicated
two address bytes represent bit A0 to A15.
RTC Registers Slave Device
The RTC Registers is selected for read/write if the master issues
the slave address as 1101b followed by two bits of device select.
Then, depending on the R/W bit of the slave address, data is
either read from (R/W = ‘1’) or written to (R/W = ‘0’) the RTC
Registers. The RTC Registers slave address is followed by one
byte address of RTC Register for read/write operation. The RTC
Registers map is explained in the Table 10.
Control Registers Slave Device
The Control Registers Slave device includes the serial number,
product ID, Memory Control, and Command Register.
The nvSRAM Control Register Slave device is selected for
read/write if the master issues the slave address as 0011b
followed by two bits of device select. Then, depending on the
R/W bit of the slave address, data is either read from (R/W = ‘1’)
or written to (R/W = ‘0’) the device.
Table 1. Slave Device Addressing
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
nvSRAM
Function Select
CY14X101I Slave Devices
1
0
1
0
Device select ID
A16
R/W Selects Memory
Memory, 128 K × 8
1
1
0
1
Device select ID
X
R/W
Selects RTC
Registers
RTC Registers, 16 × 8
0
0
1
1
Device select ID
X
R/W
Selects Control
Registers
Control Registers
- Memory Control Register, 1 × 8
- Serial Number, 8 × 8
- Device ID, 4 × 8
- Command Register, 1 × 8
Figure 7. Memory Slave Device Address
handbook, halfpage
R/W
LSB
MSB
Slave ID
10
1
0
A2
A16
A1
Device
Select
MSB of
Address
Figure 8. RTC Registers Slave Device Address
handbook, halfpage
R/W
LSB
MSB
Slave ID
11
0
1
A2
X
A1
Device
Select


Similar Part No. - CY14B101I-SFXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14B101I-SFXI CYPRESS-CY14B101I-SFXI Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101I-SFXI CYPRESS-CY14B101I-SFXI Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101I-SFXIT CYPRESS-CY14B101I-SFXIT Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
CY14B101I-SFXIT CYPRESS-CY14B101I-SFXIT Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
More results

Similar Description - CY14B101I-SFXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY14C101I CYPRESS-CY14C101I_12 Datasheet
1Mb / 41P
   1-Mbit (128 K 횞 8) Serial (I2C) nvSRAM with Real Time Clock
CY14C101PA_1105 CYPRESS-CY14C101PA_1105 Datasheet
1Mb / 44P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_13 Datasheet
1Mb / 36P
   1-Mbit (128 K x 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_13 Datasheet
1Mb / 43P
   1-Mbit (128 K x 8) Serial (SPI) nvSRAM with Real Time Clock
CY14B101PA_1107 CYPRESS-CY14B101PA_1107 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_11 Datasheet
1Mb / 35P
   1-Mbit (128 K x 8) Automotive Serial (SPI) nvSRAM with Real Time Clock
CY14B101P CYPRESS-CY14B101P_12 Datasheet
934Kb / 36P
   1-Mbit (128 K 횞 8) Serial SPI nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA_12 Datasheet
1Mb / 43P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C101PA CYPRESS-CY14C101PA Datasheet
1Mb / 44P
   1-Mbit (128 K 횞 8) Serial (SPI) nvSRAM with Real Time Clock
CY14C101I CYPRESS-CY14C101I Datasheet
2Mb / 42P
   1 Mbit (128K x 8) Serial (I2C) nvSRAM with Real Time Clock
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com