Electronic Components Datasheet Search |
|
CY14MB064Q1B Datasheet(PDF) 11 Page - Cypress Semiconductor |
|
CY14MB064Q1B Datasheet(HTML) 11 Page - Cypress Semiconductor |
11 / 28 page CY14MB064Q1B/CY14MB064Q2B CY14ME064Q1B/CY14ME064Q2B Document Number: 001-70382 Rev. *H Page 11 of 28 Write Protection and Block Protection CY14MX064Q provides features for both software and hardware write protection using WRDI instruction and WP. Additionally, this device also provides block protection mechanism through BP0 and BP1 pins of the Status Register. The write enable and disable status of the device is indicated by WEN bit of the Status Register. The write instructions (WRSR, WRITE and WRSN) and nvSRAM special instruction (STORE, RECALL, ASENB and ASDISB) need the write to be enabled (WEN bit = ‘1’) before they can be issued. Write Enable (WREN) Instruction On power-up, the device is always in the write disable state. The following WRITE, WRSR, WRSN, or nvSRAM special instruction must therefore be preceded by a Write Enable instruction. If the device is not write enabled (WEN = ‘0’), it ignores the write instructions and returns to the standby state when CS is brought HIGH. A new CS falling edge is required to re-initiate serial communication. The instruction is issued following the falling edge of CS. When this instruction is used, the WEN bit of Status Register is set to ‘1’. WEN bit defaults to ‘0’ on power-up. Note After completion of a write instruction (WRSR, WRITE, WRSN) or nvSRAM special instruction (STORE, RECALL, ASENB, and ASDISB) instruction, WEN bit is cleared to ‘0’. This is done to provide protection from any inadvertent writes. Therefore, WREN instruction needs to be used before a new write instruction is issued. Write Disable (WRDI) Instruction Write Disable instruction disables the write by clearing the WEN bit to ‘0’ in order to protect the device against inadvertent writes. This instruction is issued following the falling edge of CS followed by opcode for WRDI instruction. The WEN bit is cleared on the rising edge of CS following a WRDI instruction. Figure 6. Read Status Register (RDSR) Instruction Timing CS SCK SO 0123456 7 SI 0000 0 1 0 0 1 HI-Z 0 12345 6 7 Data LSB D0 D1 D2 D3 D4 D5 D6 MSB D7 Op-Code Figure 7. Write Status Register (WRSR) Instruction Timing CS SCK SO 0 1 2 3 4567 SI 0000 0 0 0 1 MSB LSB D2 D3 D7 HI-Z 0 12345 67 Opcode Data in X X X X X Figure 8. WREN Instruction Figure 9. WRDI Instruction 0 0 0 0 0 1 1 0 CS SCK SI SO HI-Z 0 1 2 3 4 5 6 7 0 0 0 0 0 1 0 0 CS SCK SI SO HI-Z 0 1 2 3 4 5 6 7 |
Similar Part No. - CY14MB064Q1B |
|
Similar Description - CY14MB064Q1B |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |