PDTA114E_SER

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Product data sheet

Rev. 10 — 21 December 2011

3 of 17

NXP Semiconductors

PDTA114E series

PNP resistor-equipped transistors; R1 = 10 k

, R2 = 10 k

5.

Limiting values

[1]

Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard

footprint.

[2]

Reflow soldering is the only recommended soldering method.

[3]

Device mounted on an FR4 PCB with 70

m copper strip line, standard footprint.

Table 6.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol

Parameter

Conditions

Min

Max

Unit

collector-base voltage

open emitter

-

50

V

collector-emitter voltage

open base

-

50

V

emitter-base voltage

open collector

-

10

V

input voltage

positive

-

+40

V

negative

-

10

V

output current

-

100

mA

peak collector current

-

100

mA

total power dissipation

PDTA114EE (SOT416)

[1][2] -150

mW

PDTA114EM (SOT883)

[2][3] -250

mW

PDTA114ET (SOT23)

[1] -250

mW

PDTA114EU (SOT323)

[1] -200

mW

junction temperature

-

150

C

ambient temperature

65

+150

C

storage temperature

65

+150

C