Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GTLP10B320 Datasheet(PDF) 10 Page - Fairchild Semiconductor

Part # GTLP10B320
Description  10-Bit LVTTL/GTLP Transceiver with Split LVTTL Port and Feedback Path
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

GTLP10B320 Datasheet(HTML) 10 Page - Fairchild Semiconductor

Back Button GTLP10B320 Datasheet HTML 4Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 5Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 6Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 7Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 8Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 9Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 10Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 11Page - Fairchild Semiconductor GTLP10B320 Datasheet HTML 12Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
www.fairchildsemi.com
10
AC Extended Electrical Characteristics
Over recommended ranges of supply voltage and operating free air temperature VREF = 1.0V (unless otherwise noted).
CL = 30 pF for B Port and CL = 50 pF for C Port.
Note 14: tOSHL/tOSLH and tOST - Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs
within the same packaged device. The specifications are given for specific worst case VCC and temperature and apply to any outputs switching in the same
direction either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH) or in opposite directions both HL and LH (tOST). This parameter is guaranteed by design and
statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the
device.
Note 15: tPV - Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device.
The parameter is specified for a specific worst case VCC and temperature. This parameter is guaranteed by design and statistical process distribution. Actual
skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.
Note 16: Due to the open drain structure on GTLP outputs tOST and tPV(LH) in the A-to-B direction are not specified. Skew on these paths is dependent on the
VTT and RT values on the backplane.
Symbol
Path
From
To
Mode
Max
Unit
tOSLH (Note 14)
A
Bn
B(n+1)
SAB
= 1
0.5
ns
tOSHL (Note 14)
0.4
tPVHL (Note 15)(Note 16)
A
Bn
B(n+1)
SAB
= 1
2.0
ns
tOSLH (Note 14)
LECLKAB
Bn
B(n+1)
SAB
= 1
0.5
ns
tOSHL (Note 14)
0.4
tPVHL (Note 15)(Note 16)
LECLKAB
Bn
B(n+1)
SAB
= 1
2.0
ns
tOSLH (Note 14)
LECLKAB
Bn
B(n+1)
SAB
= 0
0.5
ns
tOSHL (Note 14)
0.4
tPVHL (Note 14)(Note 15)
LECLKAB
Bn
B(n+1)
SAB
= 0
2.0
ns
tOSLH (Note 14)
B
Cn
C(n+1)
SBC
= 1
0.4
ns
tOSHL (Note 14)
0.4
tOST (Note 14)
B
Cn
C(n+1)
SBC
= 1
1.0
ns
tPV (Note 15)
B
Cn
C(n+1)
SBC
= 1
1.5
ns
tOSLH (Note 14)
LECLKBC
Cn
C(n+1)
SBC
= 1
0.4
ns
tOSHL (Note 14)
0.4
tOST (Note 14)
LECLKBC
Cn
C(n+1)
SBC
= 1
1.0
ns
tPV (Note 15)
LECLKBC
Cn
C(n+1)
SBC
= 1
1.5
ns
tOSLH (Note 14)
LECLKBC
Cn
C(n+1)
SBC
= 0
0.4
ns
tOSHL (Note 14)
0.4
tOST (Note 14)
LECLKBC
Cn
C(n+1)
SBC
= 0
1.0
ns
tPV (Note 15)
LECLKBC
Cn
C(n+1)
SBC
= 0
1.5
ns
tOSLH (Note 14)
SEL
Cn
C(n+1)
0.4
ns
tOSHL (Note 14)
0.4
tOST (Note 14)
SEL
Cn
C(n+1)
1.0
ns
tPV (Note 15)
SEL
Cn
C(n+1)
1.2
ns


Similar Part No. - GTLP10B320

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
GTLP16612 FAIRCHILD-GTLP16612 Datasheet
69Kb / 9P
   CMOS 18-Bit TTL/GTLP Universal Bus Transceiver
GTLP16612MEA FAIRCHILD-GTLP16612MEA Datasheet
69Kb / 9P
   CMOS 18-Bit TTL/GTLP Universal Bus Transceiver
GTLP16612MTD FAIRCHILD-GTLP16612MTD Datasheet
69Kb / 9P
   CMOS 18-Bit TTL/GTLP Universal Bus Transceiver
GTLP16616 FAIRCHILD-GTLP16616 Datasheet
72Kb / 10P
   17-Bit TTL/GTLP Bus Transceiver with Buffered Clock
GTLP16616MEA FAIRCHILD-GTLP16616MEA Datasheet
72Kb / 10P
   17-Bit TTL/GTLP Bus Transceiver with Buffered Clock
More results

Similar Description - GTLP10B320

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
GTLP1B151 FAIRCHILD-GTLP1B151 Datasheet
112Kb / 7P
   1-Bit LVTTL/GTLP Transceiver with Separate LVTTL Port and Feedback Path
logo
Texas Instruments
SN74GTLP22033 TI1-SN74GTLP22033 Datasheet
645Kb / 21P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP22034 TI-SN74GTLP22034 Datasheet
366Kb / 20P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP2033 TI-SN74GTLP2033 Datasheet
367Kb / 15P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP2034 TI-SN74GTLP2034 Datasheet
435Kb / 21P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP1394 TI1-SN74GTLP1394_15 Datasheet
890Kb / 23P
[Old version datasheet]   2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP1394 TI-SN74GTLP1394_07 Datasheet
741Kb / 25P
[Old version datasheet]   2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP21395 TI-SN74GTLP21395 Datasheet
438Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP1395 TI-SN74GTLP1395 Datasheet
443Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
logo
Fairchild Semiconductor
GTLP2T152 FAIRCHILD-GTLP2T152 Datasheet
114Kb / 7P
   2-Bit LVTTL/GTLP Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com