Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PD46185364BF1-E40-EQ1 Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # PD46185364BF1-E40-EQ1
Description  18M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

PD46185364BF1-E40-EQ1 Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button PD46185364BF1-E40-EQ1 Datasheet HTML 3Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 4Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 5Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 6Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 7Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 8Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 9Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 10Page - Renesas Technology Corp PD46185364BF1-E40-EQ1 Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 39 page
background image
μPD46185084B, μPD46185094B, μPD46185184B, μPD46185364B
R10DS0113EJ0200 Rev.2.00
Page 7 of 38
Nov 09, 2012
Pin Description
(1/2)
Symbol
Type
Description
A
Input
Synchronous Address Inputs: These inputs are registered and must meet the setup and
hold times around the rising edge of K. All transactions operate on a burst of four words
(two clock periods of bus activity). These inputs are ignored when device is deselected,
i.e., NOP (R# = W# = HIGH).
D0 to Dxx
Input
Synchronous Data Inputs: Input data must meet setup and hold times around the rising
edges of K and K# during WRITE operations. See Pin Arrangement for ball site location
of individual signals.
x8 device uses D0 to D7.
x9 device uses D0 to D8.
x18 device uses D0 to D17.
x36 device uses D0 to D35.
Q0 to Qxx
Output
Synchronous Data Outputs: Output data is synchronized to the respective C and C# or to
K and K# rising edges if C and C# are tied HIGH. Data is output in synchronization with C
and C# (or K and K#), depending on the R# command. See Pin Arrangement for ball site
location of individual signals.
x8 device uses Q0 to Q7.
x9 device uses Q0 to Q8.
x18 device uses Q0 to Q17.
x36 device uses Q0 to Q35.
R#
Input
Synchronous Read: When LOW this input causes the address inputs to be registered and
a READ cycle to be initiated. This input must meet setup and hold times around the rising
edge of K. If a READ command (R# = LOW) is input, an input of R# on the subsequent
rising edge of K is ignored.
W#
Input
Synchronous Write: When LOW this input causes the address inputs to be registered and
a WRITE cycle to be initiated. This input must meet setup and hold times around the rising
edge of K. If a WRITE command (W# = LOW) is input, an input of W# on the subsequent
rising edge of K is ignored.
BWx#
NWx#
Input
Synchronous Byte Writes (Nibble Writes on x8): When LOW these inputs cause their
respective byte or nibble to be registered and written during WRITE cycles. These signals
must meet setup and hold times around the rising edges of K and K# for each of the two
rising edges comprising the WRITE cycle. See Pin Arrangement for signal to data
relationships.
x8 device uses NW0#, NW1#.
x9 device uses BW0#.
x18 device uses BW0#, BW1#.
x36 device uses BW0# to BW3#.
See Byte Write Operation for relation between BWx#, NWx# and Dxx.
K, K#
Input
Input Clock: This input clock pair registers address and control inputs on the rising edge of
K, and registers data on the rising edge of K and the rising edge of K#. K# is ideally 180
degrees out of phase with K. All synchronous inputs must meet setup and hold times
around the clock rising edges.
C, C#
Input
Output Clock: This clock pair provides a user controlled means of tuning device output
data. The rising edge of C# is used as the output timing reference for first and third output
data. The rising edge of C is used as the output reference for second and fourth output
data. Ideally, C# is 180 degrees out of phase with C. When use of K and K# as the
reference instead of C and C#, then fixed C and C# to HIGH. Operation cannot be
guaranteed unless C and C# are fixed to HIGH (i.e. toggle of C and C#).


Similar Part No. - PD46185364BF1-E40-EQ1

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
PD46185362B RENESAS-PD46185362B Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46185362BF1-E33-EQ1 RENESAS-PD46185362BF1-E33-EQ1 Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46185362BF1-E33-EQ1-A RENESAS-PD46185362BF1-E33-EQ1-A Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46185362BF1-E33Y-EQ1 RENESAS-PD46185362BF1-E33Y-EQ1 Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46185362BF1-E33Y-EQ1-A RENESAS-PD46185362BF1-E33Y-EQ1-A Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
More results

Similar Description - PD46185364BF1-E40-EQ1

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
PD46185084B RENESAS-PD46185084B_15 Datasheet
598Kb / 39P
   18M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
PD44165084B RENESAS-PD44165084B_15 Datasheet
503Kb / 40P
   18M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
UPD44165084B RENESAS-UPD44165084B Datasheet
491Kb / 40P
   18M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
October 6, 2011
UPD46185084B RENESAS-UPD46185084B Datasheet
597Kb / 39P
   18M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
Nov 09, 2012
UPD46185092B RENESAS-UPD46185092B Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
Nov 09, 2012
PD44165092B RENESAS-PD44165092B_15 Datasheet
476Kb / 37P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
UPD44165092B RENESAS-UPD44165092B Datasheet
464Kb / 37P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
October 6, 2011
PD46185092B RENESAS-PD46185092B Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46185092B RENESAS-PD46185092B_15 Datasheet
643Kb / 36P
   18M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
PD46365084B RENESAS-PD46365084B_15 Datasheet
598Kb / 39P
   36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com