Electronic Components Datasheet Search |
|
B300W35A102XYG Datasheet(PDF) 7 Page - ON Semiconductor |
|
B300W35A102XYG Datasheet(HTML) 7 Page - ON Semiconductor |
7 / 31 page BelaSigna 300 http://onsemi.com 7 WLCSP Pin Out A total of 35 active pins are present on the BelaSigna 300 WLCSP package. They are organized in a staggered array. A description of these pins is given in Table 7. Table 7. WLCSP PAD DESCRIPTIONS Pad Index BelaSigna 300 Pad Name Description I/O A/D A1 GNDRCVR Ground for output driver N/A A A5 VBATRCVR Power supply for output stage I A B2 RCVR_HP+ Extra output driver pad for high power mode O A C3 RCVR+ Output from output driver O A A3 RCVR− Output from output driver O A B4 RCVR_HP− Extra output driver pad for high power mode O A B6 CAP0 Charge pump capacitor pin 0 N/A A C5 CAP1 Charge pump capacitor pin 1 N/A A A7 VDBL Doubled voltage O A B8 VBAT Power supply I A B10 VREG Regulated supply voltage O A A9 AGND Analog ground N/A A A11 AI4 Audio signal input 4 I A B12 AI2/LOUT2 Audio signal input 2/output signal from preamp 2 I/O A A13 AI1/LOUT1 Audio signal input 1/output signal from preamp 1 I/O A B14 AI0/LOUT0 Audio signal input 0/output signal from preamp 0 I/O A D14 GPIO[4]/LSAD[4] General−purpose I/O 4/low speed AD input 4 I/O A/D E13 GPIO[3]/LSAD[3] General−purpose I/O 3/low speed AD input 3 I/O A/D C13 GPIO[2]/LSAD[2] General−purpose I/O 2/low speed AD input 2 I/O A/D D12 GPIO[1]/LSAD[1]/UART−RX General−purpose I/O 1/low speed AD input 1/and UART RX I/O A/D E11 GPIO[0]/UART−TX General−purpose I/O 0/UART TX I/O A/D C9 GNDC Digital ground N/A A C11 SDA (I2C) I2C data I/O D D10 SCL (I2C) I2C clock I/O D E9 EXT_CLK External clock input/internal clock output I/O D D8 VDDC Core logic power O A E7 SPI_CLK Serial peripheral interface clock O D C7 SPI_SERI Serial peripheral interface input I D D6 SPI_CS Serial peripheral interface chip select O D E5 SPI_SERO Serial peripheral interface output O D D4 PCM_FR PCM interface frame I/O D E3 PCM_SERI PCM interface input I D D2 PCM_SERO PCM interface output O D C1 PCM_CLK PCM interface clock I/O D E1 Reserved Reserved |
Similar Part No. - B300W35A102XYG |
|
Similar Description - B300W35A102XYG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |