LPC1769FBD100 datasheet(11/82 Pages) PHILIPS

Part #	LPC1769FBD100

Description	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN

Download	82 Pages

Scroll/Zoom	100%

Manufacturer	PHILIPS [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

11 / 82 page

LPC1769_68_67_66_65_64_63

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9.0 — 10 August 2012

11 of 82

NXP Semiconductors

LPC1769/68/67/66/65/64/63

32-bit ARM Cortex-M3 microcontroller

P0[24]/AD0[1]/

I2SRX_WS/

CAP3[1]

8[2]

D1[2]

I/O

P0[24] — General purpose digital input/output pin.

I

AD0[1] — A/D converter 0, input 1.

I/O

I2SRX_WS — Receive Word Select. It is driven by the master and

received by the slave. Corresponds to the signal WS in the I2S-bus

specification. (LPC1769/68/67/66/65/63 only).

I

CAP3[1] — Capture input for Timer 3, channel 1.

P0[25]/AD0[2]/

I2SRX_SDA/

TXD3

7[2]

D2[2]

I/O

P0[25] — General purpose digital input/output pin.

I

AD0[2] — A/D converter 0, input 2.

I/O

I2SRX_SDA — Receive data. It is driven by the transmitter and read

by the receiver. Corresponds to the signal SD in the I2S-bus

specification. (LPC1769/68/67/66/65/63 only).

O

TXD3 — Transmitter output for UART3.

P0[26]/AD0[3]/

AOUT/RXD3

6[3]

D3[3]

I/O

P0[26] — General purpose digital input/output pin.

I

AD0[3] — A/D converter 0, input 3.

O

AOUT — DAC output (LPC1769/68/67/66/65/63 only).

I

RXD3 — Receiver input for UART3.

P0[27]/SDA0/

USB_SDA

25[4]

J2[4]

I/O

P0[27] — General purpose digital input/output pin. Output is

open-drain.

I/O

SDA0 — I2C0 data input/output. Open-drain output (for I2C-bus

compliance).

I/O

USB_SDA — USB port I2C serial data (OTG transceiver,

LPC1769/68/66/65 only).

P0[28]/SCL0/

USB_SCL

24[4]

J1[4]

I/O

P0[28] — General purpose digital input/output pin. Output is

open-drain.

I/O

SCL0 — I2C0 clock input/output. Open-drain output (for I2C-bus

compliance).

I/O

USB_SCL — USB port I2C serial clock (OTG transceiver,

LPC1769/68/66/65 only).

P0[29]/USB_D+

29[5]

J3[5]

I/O

P0[29] — General purpose digital input/output pin.

I/O

USB_D+ — USB bidirectional D+ line. (LPC1769/68/66/65/64 only).

P0[30]/USB_D



30[5]

G4[5]

I/O

P0[30] — General purpose digital input/output pin.

I/O

USB_D

 — USB bidirectional D line. (LPC1769/68/66/65/64 only).

P1[0] to P1[31]

I/O

Port 1: Port 1 is a 32-bit I/O port with individual direction controls for

each bit. The operation of port 1 pins depends upon the pin function

selected via the pin connect block. Pins 2, 3, 5, 6, 7, 11, 12, and 13 of

this port are not available.

P1[0]/

ENET_TXD0

95[1]

D5[1]

I/O

P1[0] — General purpose digital input/output pin.

O

ENET_TXD0 — Ethernet transmit data 0. (LPC1769/68/67/66/64 only).

P1[1]/

ENET_TXD1

94[1]

B4[1]

I/O

P1[1] — General purpose digital input/output pin.

O

ENET_TXD1 — Ethernet transmit data 1. (LPC1769/68/67/66/64 only).

P1[4]/

ENET_TX_EN

93[1]

A4[1]

I/O

P1[4] — General purpose digital input/output pin.

O

ENET_TX_EN — Ethernet transmit data enable.

(LPC1769/68/67/66/64 only).

P1[8]/

ENET_CRS

92[1]

C5[1]

I/O

P1[8] — General purpose digital input/output pin.

I

ENET_CRS — Ethernet carrier sense. (LPC1769/68/67/66/64 only).

Table 4.

Pin description …continued

Symbol

Ball

Type

Description

Similar Part No. - LPC1769FBD100

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	LPC1769FBD100	4Mb / 835P	LPC17xx User manual Rev. 01-4 January 2010
	LPC1769FBD100	762Kb / 79P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet Rev. 7-5 April 2011
	LPC1769FBD100	918Kb / 86P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 9.3-8 January 2014

More results

Similar Description - LPC1769FBD100

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	LPC1768	311Kb / 72P	32-bit ARM Cortex-M3 microcontroller up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 02-11 February 2009
	LPC1768	1Mb / 65P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 03-19 November 2009
	LPC1763FBD100551	918Kb / 86P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 9.3-8 January 2014
	LPC1769	1Mb / 66P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 04-1 February 2010
	LPC1758	299Kb / 71P	32-bit ARM Cortex-M3 MCU up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 02-11 February 2009
	LPC1759	1Mb / 74P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 7-29 March 2011
	LPC1759	957Kb / 64P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 04-26 January 2010
	LPC1759	1,013Kb / 80P	32-bit ARM Cortex-M3 MCU; up to 512 kB flash and 64 kB SRAM with Ethernet, USB 2.0 Host/Device/OTG, CAN Rev. 8.6-18 August 2015
	LPC1788	1Mb / 117P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 96 kB SRAM; USB Device/Host/OTG Rev. 2-27 May 2011
	LPC1769	762Kb / 79P	32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet Rev. 7-5 April 2011

More results

LPC1769FBD100 Datasheet(PDF) 11 Page - NXP Semiconductors

LPC1769FBD100 Datasheet(HTML) 11 Page - NXP Semiconductors

Similar Part No. - LPC1769FBD100

Similar Description - LPC1769FBD100

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL