Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

C8051F920-F-GM Datasheet(PDF) 5 Page - Silicon Laboratories

Part # C8051F920-F-GM
Description  Pipelined intstruction architecture executes 70 of instruction in 1 or 2 system clocks
Download  330 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

C8051F920-F-GM Datasheet(HTML) 5 Page - Silicon Laboratories

  C8051F920-F-GM Datasheet HTML 1Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 2Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 3Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 4Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 5Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 6Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 7Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 8Page - Silicon Laboratories C8051F920-F-GM Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 330 page
background image
Rev. 1.3
5
C8051F93x-C8051F92x
13.1.3.Flash Write Procedure ........................................................................... 149
13.2.Non-volatile Data Storage .............................................................................. 150
13.3.Security Options ............................................................................................. 150
13.4.Determining the Device Part Number at Run Time ........................................ 152
13.5.Flash Write and Erase Guidelines .................................................................. 153
13.5.1.VDD Maintenance and the VDD Monitor ............................................... 153
13.5.2.PSWE Maintenance ............................................................................... 154
13.5.3.System Clock ......................................................................................... 154
13.6.Minimizing Flash Read Current ...................................................................... 155
14. Power Management.............................................................................................. 159
14.1.Normal Mode .................................................................................................. 160
14.2.Idle Mode........................................................................................................ 161
14.3.Stop Mode ...................................................................................................... 161
14.4.Suspend Mode ............................................................................................... 162
14.5.Sleep Mode .................................................................................................... 162
14.6.Configuring Wakeup Sources......................................................................... 163
14.7.Determining the Event that Caused the Last Wakeup.................................... 164
14.8.Power Management Specifications ................................................................ 166
15. Cyclic Redundancy Check Unit (CRC0) ............................................................. 167
15.1.16-bit CRC Algorithm...................................................................................... 167
15.2.32-bit CRC Algorithm...................................................................................... 169
15.3.Preparing for a CRC Calculation .................................................................... 170
15.4.Performing a CRC Calculation ....................................................................... 170
15.5.Accessing the CRC0 Result ........................................................................... 170
15.6.CRC0 Bit Reverse Feature............................................................................. 174
16. On-Chip DC-DC Converter (DC0) ........................................................................ 175
16.1.Startup Behavior............................................................................................. 176
16.2.High Power Applications ............................................................................. 177
16.3.Pulse Skipping Mode...................................................................................... 177
16.4.Enabling the DC-DC Converter ...................................................................... 178
16.5.Minimizing Power Supply Noise ..................................................................... 179
16.6.Selecting the Optimum Switch Size................................................................ 179
16.7.DC-DC Converter Clocking Options ............................................................... 179
16.8.DC-DC Converter Behavior in Sleep Mode .................................................... 180
16.9.DC-DC Converter Register Descriptions ........................................................ 181
16.10.DC-DC Converter Specifications .................................................................. 182
17. Voltage Regulator (VREG0) ................................................................................. 183
17.1.Voltage Regulator Electrical Specifications .................................................... 183
18. Reset Sources....................................................................................................... 184
18.1.Power-On (VBAT Supply Monitor) Reset ....................................................... 185
18.2.Power-Fail (VDD/DC+ Supply Monitor) Reset................................................ 186
18.3.External Reset ................................................................................................ 188
18.4.Missing Clock Detector Reset ........................................................................ 188
18.5.Comparator0 Reset ........................................................................................ 188
18.6.PCA Watchdog Timer Reset .......................................................................... 188


Similar Part No. - C8051F920-F-GM

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories		 C8051F920-G-GM SILABS-C8051F920-G-GM Datasheet
4Mb / 351P		    Single/Dual Battery, 0.9??.6 V, 64/32 kB, SmaRTClock, 10-Bit ADC MCU
C8051F920-G-GQ SILABS-C8051F920-G-GQ Datasheet
4Mb / 351P		    Single/Dual Battery, 0.9??.6 V, 64/32 kB, SmaRTClock, 10-Bit ADC MCU
C8051F920-GM SILABS-C8051F920-GM Datasheet
63Kb / 2P		    Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU
C8051F920-GQ SILABS-C8051F920-GQ Datasheet
63Kb / 2P		    Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU
C8051F920-GQR SILABS-C8051F920-GQR Datasheet
63Kb / 2P		    Single/Dual Battery, 0.9-3.6 V, 32 kB, smaRTClock, 10-Bit ADC MCU
More results

Similar Description - C8051F920-F-GM

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor		 CY7C1303BV18 CYPRESS-CY7C1303BV18 Datasheet
246Kb / 19P		    18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1303CV25 CYPRESS-CY7C1303CV25 Datasheet
539Kb / 21P		    18-Mbit Burst of 2 Pipelined SRAM with QDR Architecture
CY7C1303AV25 CYPRESS-CY7C1303AV25 Datasheet
479Kb / 19P		    18-Mb Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1303AV18 CYPRESS-CY7C1303AV18 Datasheet
479Kb / 20P		    18-Mb Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1303BV25 CYPRESS-CY7C1303BV25 Datasheet
817Kb / 19P		    18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
logo
PANDUIT CORP.		 D-436-0115 PANDUIT-D-436-0115 Datasheet
104Kb / 1P		    IN-LINE SPLICE SEALING SYSTEM, 2 OR 3 TO 1
logo
Cypress Semiconductor		 CY7C1302DV25 CYPRESS-CY7C1302DV25 Datasheet
231Kb / 18P		    9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
CY7C1304CV25 CYPRESS-CY7C1304CV25 Datasheet
300Kb / 18P		    9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
CY7C1304DV25 CYPRESS-CY7C1304DV25_06 Datasheet
424Kb / 18P		    9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
logo
Infineon Technologies A...		 XC800 INFINEON-XC800 Datasheet
1Mb / 132P		    Microcontroller Family Architecture and Instruction Set
V 0.1, Jan 2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com