Electronic Components Datasheet Search |
|
ATTINY88-AU Datasheet(PDF) 3 Page - ATMEL Corporation |
|
ATTINY88-AU Datasheet(HTML) 3 Page - ATMEL Corporation |
3 / 302 page 3 8008H–AVR–04/11 ATtiny48/88 1.1 Pin Descriptions 1.1.1 VCC Digital supply voltage. 1.1.2 AVCC AV CC is the supply voltage pin for the A/D converter and a selection of I/O pins. This pin should be externally connected to V CC even if the ADC is not used. If the ADC is used, it is recom- mended this pin is connected to V CC through a low-pass filter, as described in “Analog Noise Canceling Techniques” on page 172. The following pins receive their supply voltage from AV CC: PC7, PC[5:0] and (in 32-lead pack- ages) PA[1:0]. All other I/O pins take their supply voltage from V CC. 1.1.3 GND Ground. 1.1.4 Port A (PA3:0) Port A is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PA[3:0] output buffers have symmetrical drive characteristics with both sink and source capabil- ity. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running. This port is available in 32-lead TQFP, 32-pad QFN and 32-ball UFBGA packages, only. 1.1.5 Port B (PB7:0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Depending on the clock selection fuse settings, PB6 can be used as input to the internal clock operating circuit. The various special features of Port B are elaborated in “Alternate Functions of Port B” on page 69. 1.1.6 Port C (PC7, PC5:0) Port C is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC7 and PC[5:0] output buffers have symmetrical drive characteristics with both sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. 1.1.7 PC6/RESET If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical char- acteristics of PC6 differ from those of the other pins of Port C. If the RSTDISBL Fuse is unprogrammed, PC6 is used as a reset input. A low level on this pin for longer than the minimum pulse width will generate a reset, even if the clock is not running. The |
Similar Part No. - ATTINY88-AU |
|
Similar Description - ATTINY88-AU |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |