Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD7266BCPZ-REEL Datasheet(PDF) 5 Page - Analog Devices

Part # AD7266BCPZ-REEL
Description  Differential/Single-Ended Input, Dual
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7266BCPZ-REEL Datasheet(HTML) 5 Page - Analog Devices

  AD7266BCPZ-REEL Datasheet HTML 1Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 2Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 3Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 4Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 5Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 6Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 7Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 8Page - Analog Devices AD7266BCPZ-REEL Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
AD7266
Rev. B | Page 5 of 28
TIMING SPECIFICATIONS
AVDD = DVDD = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, internal/external reference = 2.5 V, TA = TMAX to TMIN, unless otherwise noted1.
Table 2.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK2
1
MHz min
TA = −40°C to +85°C
4
MHz min
TA > 85°C to 125°C
32
MHz max
tCONVERT
14 × tSCLK
ns max
tSCLK = 1/fSCLK
437.5
ns max
fSCLK = 32 MHz, VDD = 5 V, fSAMPLE = 2 MSPS
583.3
ns max
fSCLK = 24 MHz, VDD = 3 V, fSAMPLE = 1.5 MSPS
tQUIET
30
ns min
Minimum time between end of serial read and next falling edge of CS
t2
15/20
ns min
VDD = 5 V/3 V, CS to SCLK setup time, TA = −40°C to +85°C
20/30
ns min
VDD = 5 V /3 V, CS to SCLK setup time, TA > 85°C to 125°C
t3
15
ns max
Delay from CS until DOUTA and DOUTB are three-state disabled
t43
36
ns max
Data access time after SCLK falling edge, VDD = 3 V
27
ns max
Data access time after SCLK falling edge, VDD = 5 V
t5
0.45 tSCLK
ns min
SCLK low pulse width
t6
0.45 tSCLK
ns min
SCLK high pulse width
t7
10
ns min
SCLK to data valid hold time, VDD = 3 V
5
ns min
SCLK to data valid hold time, VDD = 5 V
t8
15
ns max
CS
rising edge to DOUTA, DOUTB, high impedance
t9
30
ns min
CS
rising edge to falling edge pulse width
t10
5
ns min
SCLK falling edge to DOUTA, DOUTB, high impedance
35
ns max
SCLK falling edge to DOUTA, DOUTB, high impedance
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. See Serial
Interface section and Figure 41 and Figure 42.
2 Minimum SCLK for specified performance; with slower SCLK frequencies, performance specifications apply typically.
3 The time required for the output to cross 0.4 V or 2.4 V.


Similar Part No. - AD7266BCPZ-REEL

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD7266BCPZ-REEL AD-AD7266BCPZ-REEL Datasheet
691Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
AD7266BCPZ-REEL7 AD-AD7266BCPZ-REEL7 Datasheet
691Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
More results

Similar Description - AD7266BCPZ-REEL

ManufacturerPart #DatasheetDescription
logo
Maxim Integrated Produc...
MAX9830AEVKIT MAXIM-MAX9830AEVKIT Datasheet
905Kb / 4P
   Differential or Single-Ended Input
Rev 0; 8/09
logo
Unisonic Technologies
PA3138G-P14-R UTC-PA3138G-P14-R Datasheet
166Kb / 6P
   Differential Input and Single-Ended Output
logo
Texas Instruments
DEM-ADS807E TI1-DEM-ADS807E_14 Datasheet
328Kb / 9P
[Old version datasheet]   SINGLE-ENDED OR DIFFERENTIAL INPUT CONFIGURATION
logo
Maxim Integrated Produc...
MAX1181EVKIT MAXIM-MAX1181EVKIT Datasheet
497Kb / 9P
   Single-Ended or Fully Differential Signal Input Configuration
Rev 2; 7/02
MAX1211EVKIT MAXIM-MAX1211EVKIT Datasheet
544Kb / 13P
   Fully Differential or Single-Ended Signal Input Configuration
Rev 1; 6/05
MAX1448EVKIT MAXIM-MAX1448EVKIT Datasheet
342Kb / 6P
   Single-Ended or Fully Differential Signal Input Configuration
Rev 2; 11/03
logo
National Semiconductor ...
MM78C29 NSC-MM78C29 Datasheet
157Kb / 8P
   Quad Single-Ended, Dual Differential Line Driver
logo
Texas Instruments
VCA261XEVM TI1-VCA261XEVM Datasheet
405Kb / 10P
[Old version datasheet]   SINGLE-ENDED TO DIFFERENTIAL INPUT VIA TRANSFORMERS FOR VCA
logo
Analog Devices
AD7266 AD-AD7266_17 Datasheet
691Kb / 29P
   Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
AD7265 AD-AD7265_17 Datasheet
810Kb / 29P
   Differential/Single-Ended Input, 1 MSPS, 12-Bit, 3-Channel Dual SAR ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com