Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

NM25C160LMT8 Datasheet(PDF) 7 Page - Fairchild Semiconductor

Part # NM25C160LMT8
Description  16K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FAIRCHILD [Fairchild Semiconductor]
Direct Link  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

NM25C160LMT8 Datasheet(HTML) 7 Page - Fairchild Semiconductor

Back Button NM25C160LMT8 Datasheet HTML 2Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 3Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 4Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 5Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 6Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 7Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 8Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 9Page - Fairchild Semiconductor NM25C160LMT8 Datasheet HTML 10Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
7
www.fairchildsemi.com
NM25C160 Rev. D.1
Functional Description (Continued)
READ SEQUENCE: Reading the memory via the serial SPI link
requires the following sequence. The CS line is pulled low to select
the device. The READ op-code is transmitted on the SI line
followed by the high order address byte (A10–A8), and the low
order address byte (A7–A0). The leading three bits in the high
order address byte will be ignored. After this is done, data on the
SI line becomes don’t care. The data (D7–D0) at the address
specified is then shifted out on the SO line. If only one byte is to
be read, the CS line can be pulled back to the high level. It is
possible to continue the READ sequence as the byte adress is
automatically incremented and data will continue to be shifted out.
When the highest address is reached (7FF), the address counter
rolls over to lowest address (000) allowing the entire memory to be
read in one continuous READ cycle. See Figure 6.
FIGURE 6. Read Sequence
TABLE 3. Block Write Protection Levels
Level
Status Register Bits
Array
Address
BP1
BP0
Protected
0
0
0
None
1
0
1
600-7FF
2
1
0
400-7FF
3
1
1
000-7FF
WRITE ENABLE (WREN): When VCC is applied to the chip, it
“powers up” in the write disable state. Therefore, all programming
modes must be preceded by a WRITE ENABLE (WREN) instruc-
tion. At the completion of a WRITE or WRSR cycle the device is
automatically returned to the write disable state. Note that a
WRITE DISABLE (WRDI) instruction will also return the device to
the write disable state. See Figure 8.
FIGURE 8. Write Enable


CS
SI
SO
WREN Op-Code
DS012402-10
WRITE DISABLE (WRDI): To protect against accidental data
disturbance the WRITE DISABLE (WRDI) instruction disables all
programming modes. See Figure 9.
FIGURE 9. Write Disable


CS
SI
SO
WRDI Op-Code
DS012402-11


CS
SI
SO
Read
Op-Code
Byte H
Addr. n
Byte L
Addr. n
Data
n
Data
n+1
Data
n+2
Data
n+3
DS012402-8


CS
SI
SO
RDSR
Op-Code
SR Data
MSB…LSB
DS012402-9
READ STATUS REGISTER (RDSR) : The Read Status Register
(RDSR) instruction provides access to the status register is used
to interrogate the READY/BUSY and WRITE ENABLE status of
the chip. Two non-volatile status register bits are used to select
one of four levels of BLOCK WRITE PROTECTION. The status
register format is shown in Table 2.
TABLE 2. Status Register Format
Bit
Bit
Bit
Bit
Bit
Bit
Bit
Bit
7
6
54
32
1
0
X
X
X
X
BP1
BP0
WEN
RDY
X = Don't Care
Status register Bit 0 = 0 (RDY) indicates that the device is READY;
Bit 0 = 1 indicates that a program cycle is in progress. Bit 1 = 0
(WEN) indicates that the device is not WRITE ENABLED; Bit 1 =
1 indicates that the device is WRITE ENABLED. Non-volatile
status register Bits 2 and 3 (BP0 and BP1) indicate the level of
BLOCK WRITE PROTECTION selected. The block write protec-
tion levels and corresponding status register control bits are
shown in Table 3. Note that if a RDSR instruction is executed
during a programming cycle only the RDY bit is valid. All
other bits are 1s. See Figure 7.
FIGURE 7. Read Status
WRITE SEQUENCE: To program the device, the WRITE PRO-
TECT (WP) pin must be held high and two separate instructions
must be executed. The chip must first be write enabled via the
WRITE ENABLE instruction and then a WRITE instruction must
be executed. Moreover, the address of the memory location(s) to
be programmed must be outside the protected address field
selected by the Block Write Protection Level. See Table 3.


Similar Part No. - NM25C160LMT8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM25C020 FAIRCHILD-NM25C020 Datasheet
108Kb / 10P
   2K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040 FAIRCHILD-NM25C040 Datasheet
101Kb / 10P
   4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040EM8 FAIRCHILD-NM25C040EM8 Datasheet
101Kb / 10P
   4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040EM8X FAIRCHILD-NM25C040EM8X Datasheet
101Kb / 10P
   4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C040EMT8 FAIRCHILD-NM25C040EMT8 Datasheet
101Kb / 10P
   4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
More results

Similar Description - NM25C160LMT8

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
NM25C040 FAIRCHILD-NM25C040 Datasheet
101Kb / 10P
   4K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C020 FAIRCHILD-NM25C020 Datasheet
108Kb / 10P
   2K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C640 FAIRCHILD-NM25C640 Datasheet
93Kb / 10P
   64K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)
NM25C041 FAIRCHILD-NM25C041 Datasheet
79Kb / 10P
   4K-Bit Serial Interface CMOS EEPROM (Serial Peripheral Interface (SPI?? Synchronous Bus)
logo
National Semiconductor ...
NM25C04L NSC-NM25C04L Datasheet
177Kb / 12P
   4096-Bit Serial Interface CMOS EEPROM (Serial Peripheral Interface Synchronous Bus)
logo
Fairchild Semiconductor
FM25C160U FAIRCHILD-FM25C160U Datasheet
102Kb / 11P
   16K-Bit SPI??Interface Serial CMOS EEPROM
NM93C86A FAIRCHILD-NM93C86A Datasheet
110Kb / 13P
   16K-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
FM93C86A FAIRCHILD-FM93C86A Datasheet
111Kb / 12P
   16K-Bit Serial CMOS EEPROM (MICROWIRE??Synchronous Bus)
logo
Microchip Technology
25AA160C MICROCHIP-25AA160C Datasheet
508Kb / 30P
   16K SPI Bus Serial EEPROM
2009
25LC160A MICROCHIP-25LC160A_06 Datasheet
441Kb / 24P
   16K SPI Bus Serial EEPROM
2006
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com