Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT45DB041E-SSHN2B-B Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers

Part # AT45DB041E-SSHN2B-B
Description  4-Mbit DataFlash (with Extra 128-Kbits), 1.65V Minimum SPI Serial Flash Memory
Download  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

AT45DB041E-SSHN2B-B Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button AT45DB041E-SSHN2B-B Datasheet HTML 4Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 5Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 6Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 7Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 8Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 9Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 10Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 11Page - List of Unclassifed Manufacturers AT45DB041E-SSHN2B-B Datasheet HTML 12Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 71 page
background image
8
AT45DB041E
8783F–DFLASH–10/2013
A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO). The maximum
SCK frequency allowable for the Continuous Array Read is defined by the fCAR1 specification. The Continuous Array
Read bypasses both data buffers and leaves the contents of the buffers unchanged.
5.3
Continuous Array Read (High Frequency Mode: 0Bh Opcode)
This command can be used to read the main memory array sequentially at higher clock frequencies up to the maximum
specified by fCAR1. To perform a Continuous Array Read using the standard DataFlash page size (264 bytes), the CS pin
must first be asserted, and then an opcode of 0Bh must be clocked into the device followed by three address bytes and
one dummy byte. The first 11 bits (PA10 - PA0) of the 20-bit address sequence specify which page of the main memory
array to read and the last 9 bits (BA8 - BA0) of the 20-bit address sequence specify the starting byte address within the
page. To perform a Continuous Array Read using the binary page size (256 bytes), the opcode 0Bh must be clocked into
the device followed by three address bytes (A18 - A0) and one dummy byte. Following the dummy byte, additional clock
pulses on the SCK pin will result in data being output on the SO pin.
The CS pin must remain low during the loading of the opcode, the address bytes, the dummy byte, and the reading of
data. When the end of a page in the main memory is reached during a Continuous Array Read, the device will continue
reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover
from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read,
the device will continue reading back at the beginning of the first page of memory. As with crossing over page
boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.
A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO). The maximum
SCK frequency allowable for the Continuous Array Read is defined by the fCAR1 specification. The Continuous Array
Read bypasses both data buffers and leaves the contents of the buffers unchanged.
5.4
Continuous Array Read (Low Frequency Mode: 03h Opcode)
This command can be used to read the main memory array sequentially at lower clock frequencies up to maximum
specified by fCAR2. Unlike the previously described read commands, this Continuous Array Read command for the lower
clock frequencies does not require the clocking in of dummy bytes after the address byte sequence. To perform a
Continuous Array Read using the standard DataFlash page size (264 bytes), the CS pin must first be asserted, and then
an opcode of 03h must be clocked into the device followed by three address bytes. The first 11 bits (PA10 - PA0) of the
20-bit address sequence specify which page of the main memory array to read and the last 9 bits (BA8 - BA0) of the
address sequence specify the starting byte address within the page. To perform a Continuous Array Read using the
binary page size (256 bytes), the opcode 03h must be clocked into the device followed by three address bytes (A18 -
A0). Following the address bytes, additional clock pulses on the SCK pin will result in data being output on the SO pin.
The CS pin must remain low during the loading of the opcode, the address bytes, and the reading of data. When the end
of a page in the main memory is reached during a Continuous Array Read, the device will continue reading at the
beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of
one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will
continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will
be incurred when wrapping around from the end of the array to the beginning of the array.
A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO). The maximum
SCK frequency allowable for the Continuous Array Read is defined by the fCAR2 specification. The Continuous Array
Read bypasses both data buffers and leaves the contents of the buffers unchanged.
5.5
Continuous Array Read (Low Power Mode: 01h Opcode)
This command is ideal for applications that want to minimize power consumption and do not need to read the memory
array at high frequencies. Like the 03h opcode, this Continuous Array Read command allows reading the main memory
array sequentially without the need for dummy bytes to be clocked in after the address byte sequence. The memory can
be read at clock frequencies up to maximum specified by fCAR3. To perform a Continuous Array Read using the standard
DataFlash page size (264 bytes), the CS pin must first be asserted, and then an opcode of 01h must be clocked into the
device followed by three address bytes. The first 11 bits (PA10 - PA0) of the 20-bit address sequence specify which page


Similar Part No. - AT45DB041E-SSHN2B-B

ManufacturerPart #DatasheetDescription
logo
Dialog Semiconductor
AT45DB041E-SSHNHT-B DIALOG-AT45DB041E-SSHNHT-B Datasheet
506Kb / 4P
   4-Mbit, 1.65V Minimum SPI DataFlash짰 Memory
AT45DB041E-SSHNHT-T DIALOG-AT45DB041E-SSHNHT-T Datasheet
506Kb / 4P
   4-Mbit, 1.65V Minimum SPI DataFlash짰 Memory
More results

Similar Description - AT45DB041E-SSHN2B-B

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
AT45DB041E ETC2-AT45DB041E_14 Datasheet
2Mb / 71P
   4-Mbit DataFlash (with Extra 128-Kbits), 1.65V Minimum SPI Serial Flash Memory
AT45DB081E ETC2-AT45DB081E Datasheet
2Mb / 69P
   8-Mbit DataFlash (with Extra 256-Kbits), 1.65V Minimum SPI Serial Flash Memory
AT45DB021E ETC2-AT45DB021E Datasheet
2Mb / 68P
   2-Mbit DataFlash (with Extra 64-Kbits), 1.65V Minimum SPI Serial Flash Memory
AT45DB081E ETC2-AT45DB081E_14 Datasheet
2Mb / 70P
   8-Mbit DataFlash (with Extra 256-Kbits), 1.7V Minimum SPI Serial Flash Memory
logo
Dialog Semiconductor
AT45DB021E DIALOG-AT45DB021E Datasheet
1Mb / 74P
   2-Mbit DataFlash (with Extra 64 kbits) 1.65 V Minimum SPI Serial Flash Memory
logo
Renesas Technology Corp
AT45DB021E RENESAS-AT45DB021E Datasheet
2Mb / 70P
   2-Mbit DataFlash (with Extra 64 kBits) 1.65 V Minimum SPI Serial Flash Memory
8/11/22
logo
Dialog Semiconductor
AT45DB081E DIALOG-AT45DB081E Datasheet
1Mb / 79P
   8-Mbit DataFlash (with Extra 256-kbits) 1.7 V Minimum SPI Serial Flash Memory
logo
Renesas Technology Corp
AT45DB041E RENESAS-AT45DB041E Datasheet
2Mb / 78P
   2-Mbit DataFlash (with Extra 64 kBits) 1.65 V Minimum SPI Serial Flash Memory
9/26/22
AT45DB081E RENESAS-AT45DB081E Datasheet
2Mb / 97P
   8-Mbit DataFlash (with Extra 256 kbits), 1.7 V Minimum SPI Serial Flash Memory
8/16/22
logo
List of Unclassifed Man...
AT45DB161E ETC2-AT45DB161E Datasheet
2Mb / 73P
   16-Mbit DataFlash (with Extra 512-Kbits), 2.3V or 2.5V Minimum SPI Serial Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com