Electronic Components Datasheet Search |
|
ADG529ATCHIPS Datasheet(PDF) 6 Page - Analog Devices |
|
ADG529ATCHIPS Datasheet(HTML) 6 Page - Analog Devices |
6 / 12 page REV. B –6– ADG528A/ADG529A TRUTH TABLES A2 A1 A0 EN WR RS ON SWITCH PAIR XXXX 1Retains Previous Switch Condition XXXX X 0 NONE (Address and Enable Latches Cleared) XXX0 0 1 NONE 0001 0 1 1 0011 0 1 2 0101 0 1 3 0111 0 1 4 1001 0 1 5 1011 0 1 6 1101 0 1 7 1111 0 1 8 X = Don’t Care ADG528A A1 A0 EN WR RS ON SWITCH PAIR XXX 1Retains Previous Switch Condition XXX X0 NONE (Address and Enable Latches Cleared) XX0 01 NONE 001 0 1 1 011 0 1 2 101 0 1 3 111 0 1 4 X = Don’t Care ADG529A TIMING DIAGRAMS Figure 1. Figure 2. Figure 1 shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; there- fore, while WR is held low, the latches are transparent and the switches respond to the address and enable inputs. This input data is latched on the rising edge of WR. Figure 2 shows the Reset Pulse Width, tRS, and Reset Turn-off Time, tOFF (RS). Note: All digital input signals rise and fall times measured from 10% to 90% of 3 V. tR = tF = 20 ns. |
Similar Part No. - ADG529ATCHIPS |
|
Similar Description - ADG529ATCHIPS |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |