Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9559PCBZ Datasheet(PDF) 8 Page - Analog Devices

Part # AD9559PCBZ
Description  Dual PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
Download  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9559PCBZ Datasheet(HTML) 8 Page - Analog Devices

Back Button AD9559PCBZ Datasheet HTML 4Page - Analog Devices AD9559PCBZ Datasheet HTML 5Page - Analog Devices AD9559PCBZ Datasheet HTML 6Page - Analog Devices AD9559PCBZ Datasheet HTML 7Page - Analog Devices AD9559PCBZ Datasheet HTML 8Page - Analog Devices AD9559PCBZ Datasheet HTML 9Page - Analog Devices AD9559PCBZ Datasheet HTML 10Page - Analog Devices AD9559PCBZ Datasheet HTML 11Page - Analog Devices AD9559PCBZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 120 page
background image
AD9559
Data Sheet
Rev. 0 | Page 8 of 120
DISTRIBUTION CLOCK OUTPUTS
Table 8.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
HSTL MODE
Output Frequency
OUT0A, OUT0A and OUT0B, OUT0B
0.262
1250
MHz
OUT1A, OUT1A and OUT1B, OUT1B
0.302
1250
MHz
Rise/Fall Time (20% to 80%)1
140
250
ps
100 Ω termination across the output pair
Duty Cycle
Up to fOUT = 700 MHz
44
48
53
%
Up to fOUT = 750 MHz
43
48
54
%
Up to fOUT = 1250 MHz
43
%
Differential Output Voltage Swing
700
925
1200
mV
Magnitude of voltage across pins; output
driver static
Common-Mode Output Voltage
750
850
1000
mV
Output driver static
Reference Input-to-Output Delay Variation
over Temperature
3.2
ps/°C
HSTL mode; DPLL locked to same input
reference at all times; stable system clock
source (non-XTAL)
Static Phase Offset Variation from Active
Reference to Output over Voltage
Extremes
0.875
ps/mV
Valid for HSTL, LVDS, and 1.8 V CMOS output
driver modes
LVDS MODE
Output Frequency
OUT0A, OUT0A and OUT0B, OUT0B
0.262
1250
MHz
OUT1A, OUT1A and OUT1B, OUT1B
0.302
1250
MHz
Rise/Fall Time (20% to 80%)1
185
280
ps
100 Ω termination across the output pair
Duty Cycle
Up to fOUT = 750 MHz
43
48
53
%
Up to fOUT = 800 MHz
42.5
48
53.5
%
Up to fOUT = 1250 MHz
43
%
Differential Output Voltage Swing
Balanced, VOD
247
454
mV
Voltage swing between output pins; output
driver static
Unbalanced, ΔVOD
50
mV
Absolute difference between voltage swing of
normal pin and inverted pin; output driver static
Offset Voltage
Common Mode, VOS
1.125
1.25
1.375
V
Output driver static
Common-Mode Difference, ΔVOS
50
mV
Voltage difference between pins; output driver
static
Short-Circuit Output Current
10
24
mA
Output driver static
CMOS MODE
Output Frequency
1.8 V Supply
OUT0A, OUT0A and OUT0B, OUT0B
0.262
250
MHz
10 pF load
OUT1A, OUT1A and OUT1B, OUT1B
0.302
250
MHz
10 pF load
3.3 V Supply (OUT0A and OUT1A)
Strong Drive Strength Setting
OUT0A, OUT0A
0.262
250
MHz
10 pF load
OUT1A, OUT1A
0.302
250
MHz
10 pF load
Weak Drive Strength Setting
OUT0A, OUT0A
0.262
25
MHz
10 pF load
OUT1A, OUT1A
0.302
25
MHz
10 pF load


Similar Part No. - AD9559PCBZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9550 AD-AD9550 Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550/PCBZ AD-AD9550/PCBZ Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550BCPZ AD-AD9550BCPZ Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550BCPZ-REEL7 AD-AD9550BCPZ-REEL7 Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9551 AD-AD9551 Datasheet
799Kb / 40P
   Multiservice Clock Generator
REV. B
More results

Similar Description - AD9559PCBZ

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9554 AD-AD9554 Datasheet
1Mb / 116P
   Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9554-1 AD-AD9554-1 Datasheet
927Kb / 99P
   Quad PLL, Quad Input, Multiservice Line Card Adaptive Clock Translator
AD9557 AD-AD9557_16 Datasheet
1Mb / 95P
   Dual Input Multiservice Line Card Adaptive Clock Translator
AD9558 AD-AD9558_16 Datasheet
1Mb / 105P
   Quad Input Multiservice Line Card Adaptive Clock Translator with Frame Sync
AD9558 AD-AD9558 Datasheet
1Mb / 104P
   Quad Input Multiservice Line Card Adaptive
REV. A
AD9542 AD-AD9542 Datasheet
1Mb / 61P
   Quad Input, Five-Output, Dual DPLL Synchronizer and Adaptive Clock Translator
AD9557 AD-AD9557 Datasheet
1Mb / 92P
   Dual Input Multiservice
REV. A
AD9551 AD-AD9551 Datasheet
799Kb / 40P
   Multiservice Clock Generator
REV. B
logo
Renesas Technology Corp
ICS348-22 RENESAS-ICS348-22 Datasheet
203Kb / 9P
   QUAD PLL CLOCK SYNTHESIZER
012005
logo
Analog Devices
AD9547 AD-AD9547_14 Datasheet
1Mb / 106P
   Dual/Quad Input Network Clock Generator/Synchronizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com