Electronic Components Datasheet Search |
|
S25FS128SDSMHV103 Datasheet(PDF) 8 Page - SPANSION |
|
S25FS128SDSMHV103 Datasheet(HTML) 8 Page - SPANSION |
8 / 154 page 8 S25FS-S Family S25FS-S_00_04 November 6, 2013 Data Sheet (Pre limin ar y) Figure 10.6 Read Status Register 1 (RDSR1) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 Figure 10.7 Read Status Register 1 (RDSR1) QPI Mode Command . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 Figure 10.8 Read Status Register 2 (RDSR2) Command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 Figure 10.9 Read Configuration Register (RDCR) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . 95 Figure 10.10 Write Registers (WRR) Command Sequence – 8-Data Bits . . . . . . . . . . . . . . . . . . . . . . . . . 95 Figure 10.11 Write Registers (WRR) Command Sequence – 16-Data Bits . . . . . . . . . . . . . . . . . . . . . . . . 96 Figure 10.12 Write Registers (WRR) Command Sequence – 16-Data Bits QPI Mode. . . . . . . . . . . . . . . . 96 Figure 10.13 Write Enable (WREN) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 Figure 10.14 Write Enable (WREN) Command Sequence QPI Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 Figure 10.15 Write Disable (WRDI) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 Figure 10.16 Write Disable (WRDI) Command Sequence QPI Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 Figure 10.17 Clear Status Register (CLSR) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 Figure 10.18 Clear Status Register (CLSR) Command Sequence QPI Mode . . . . . . . . . . . . . . . . . . . . . . 99 Figure 10.19 Program NVDLR (PNVDLR) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 Figure 10.20 Write VDLR (WVDLR) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 Figure 10.21 DLP Read (DLPRD) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 Figure 10.22 Enter 4-Byte Address Mode (4BAM B7h) Command Sequence . . . . . . . . . . . . . . . . . . . . . 100 Figure 10.23 Read Any Register Read Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 Figure 10.24 Read Any Register, QPI Mode, CR2[7] = 0, Command Sequence . . . . . . . . . . . . . . . . . . . 102 Figure 10.25 Read Any Register, QPI Mode, CR2[7] = 1 Command Sequence. . . . . . . . . . . . . . . . . . . . 102 Figure 10.26 Set Burst Length Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104 Figure 10.27 Read Command Sequence (3-Byte Address, 03h or 13h) . . . . . . . . . . . . . . . . . . . . . . . . . 105 Figure 10.28 Fast Read (FAST_READ) Command Sequence (3-Byte Address, 0Bh [CR2V[7]=0) . . . . . 106 Figure 10.29 Dual I/O Read Command Sequence (3-Byte Address, BBh [CR2V[7]=0]) . . . . . . . . . . . . . 107 Figure 10.30 Dual I/O Read Command Sequence (4-Byte Address, BBh [CR2V[7]=1]) . . . . . . . . . . . . . 107 Figure 10.31 Dual I/O Continuous Read Command Sequence (4-Byte Address [CR2V[7]=1]) . . . . . . . . 108 Figure 10.32 Quad I/O Read Command Sequence (3-Byte Address, EBh [CR2V[7]=0]). . . . . . . . . . . . . 109 Figure 10.33 Quad I/O Read Command Sequence (3-Byte Address, EBh [CR2V[7]=0]) QPI Mode . . . . 109 Figure 10.34 Continuous Quad I/O Read Command Sequence (3-Byte Address) . . . . . . . . . . . . . . . . . . 109 Figure 10.35 Quad I/O Read Command Sequence (4-Byte Address, ECh or EBh [CR2V[7]=1]) . . . . . . 110 Figure 10.36 Continuous Quad I/O Read Command Sequence (4-Byte Address) . . . . . . . . . . . . . . . . . . 110 Figure 10.37 Quad I/O Read Command Sequence (4-Byte Address, ECh or EBh [CR2V[7]=1]) QPI Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 Figure 10.38 DDR Quad I/O Read Initial Access (3-Byte Address, EDh [CR2V[7]=0) . . . . . . . . . . . . . . . 112 Figure 10.39 Continuous DDR Quad I/O Read Subsequent Access (3-Byte Address) . . . . . . . . . . . . . . 112 Figure 10.40 DDR Quad I/O Read Initial Access (4-Byte Address, EEh or EDh [CR2V[7]=1]) . . . . . . . . 112 Figure 10.41 DDR Quad I/O Read Initial Access (4-Byte Address, EEh or EDh [CR2V[7]=1]) QPI Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113 Figure 10.42 Continuous DDR Quad I/O Read Subsequent Access (4-Byte Address) . . . . . . . . . . . . . . 113 Figure 10.43 Page Program (PP 02h or 4PP 12h) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . 114 Figure 10.44 Page Program (PP 02h or 4PP 12h) QPI Mode Command Sequence . . . . . . . . . . . . . . . . 114 Figure 10.45 Parameter Sector Erase (P4E 20h or 4P4E 21h) Command Sequence . . . . . . . . . . . . . . . 115 Figure 10.46 Parameter Sector Erase (P4E 20h or 4P4E 21h) QPI Mode Command Sequence . . . . . . 116 Figure 10.47 Sector Erase (SE D8h or 4SE DCh) Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . 117 Figure 10.48 Sector Erase (SE D8h or 4SE DCh) QPI Mode Command Sequence . . . . . . . . . . . . . . . . 117 Figure 10.49 Bulk Erase Command Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Figure 10.50 Bulk Erase Command Sequence QPI Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 Figure 10.51 EES Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 Figure 10.52 EES QPI Mode Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 Figure 10.53 Program or Erase Suspend Command Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 Figure 10.54 Program or Erase Suspend Command Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 Figure 10.55 Program or Erase Suspend Command Sequence QPI Mode . . . . . . . . . . . . . . . . . . . . . . . 122 Figure 10.56 Erase or Program Resume Command Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 Figure 10.57 Erase or Program Resume Command Sequence QPI Mode . . . . . . . . . . . . . . . . . . . . . . . 122 Figure 10.58 ASPRD Command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 |
Similar Part No. - S25FS128SDSMHV103 |
|
Similar Description - S25FS128SDSMHV103 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |