Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TS68C429A Datasheet(PDF) 4 Page - List of Unclassifed Manufacturers

Part # TS68C429A
Description  CMOS ARINC 429 Multichannel Receiver/Transmitter (MRT)
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

TS68C429A Datasheet(HTML) 4 Page - List of Unclassifed Manufacturers

  TS68C429A Datasheet HTML 1Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 2Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 3Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 4Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 5Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 6Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 7Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 8Page - List of Unclassifed Manufacturers TS68C429A Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 46 page
background image
4
0848E–HIREL–02/08
TS68C429A
e2v semiconductors SAS 2008
2.
Package
See “Package Mechanical Data” on page 41 and “Terminal Connections” on page 42.
Table 2-1.
Signal Description
Pin Name
Type
Function
A0-8
I
Address bus. The address bus is used to select one of the internal registers during a processor
read or write cycle.
D0-15
I/O
This bi-directional bus is used to receive data from or transmit data to an internal register during a
processor read or write cycle. During an interrupt acknowledge cycle, the vector number is given
on the lower data bus (D0 - D7).
CS
I
Chip select (active low). This input is used to select the chip for internal register access.
LDS
I
Lower data strobe. This input (active low) validates lower data during R/W access (D0-D7).
UDS
I
Upper data strobe. This input (active low) validates upper data during R/W access (D8-D15).
R/W
I
Read/write. This input defines a data transfer as a read (high) or a write (low) cycle.
DTACK
O
Data transfer acknowledge. If the bus cycle is a processor read, the chip asserts DTACK to
indicate that the information on the data bus is valid. If the bus cycle is a processor write, DTACK
acknowledges the acceptance of the data by the MRT. DTACK will be asserted during chip select
access (CS asserted) or interrupt acknowledge cycle (IACKTX or IACKRK asserted).
IRQTX
O
Interrupt transmit request. This open drain output signals to the processor that an interrupt is
pending from the transmission part of the MRT. There are 6 causes that can generate an interrupt
request (2 per channel: FIFO empty and end of transmission).
IACKTX
I
Interrupt transmit acknowledge. If IRQTX is active, the MRT will begin an interrupt acknowledge
cycle. The MRT will generate a vector number to the processor which is the highest priority
channel requesting interrupt service.
IEITX
I
Interrupt transmit enable in. This input, together with IEOTX signal, provides a daisy chained
interrupt structure for a vectored scheme. IEITX (active low) indicates that no higher priority
device is requesting interrupt service.
IEOTX
O
Interrupt transmit enable out. This output, together with IEITX signal, provides a daisy chained
interrupt structure for a vectored interrupt scheme. IEOTX (active low) indicates to lower priority
devices that neither the TS68C429A nor any highest priority peripheral is requesting an interrupt.
IRQRX
O
Interrupt transmit request. This open drain output signals to the processor that an interrupt is
pending from the receiving part of the chip. There are 9 causes that can generate an interrupt
request (1 per channel: valid message received, and 1 for bad parity on a received message).
IACKRX
I
Interrupt receive acknowledge. Same function as IACKTX but for receiver part.
IEIRX
I
Interrupt receive enable in. Same function as IEITX but for receiver part.
IEORX
I
Interrupt receive enable out. Same function as IEOTX but for receiver part.
TX1H
O
Transmission “1” line of the channel 1.
TX1L
O
Transmission “0” line of the channel 1.
TX2H
O
Transmission “1” line of the channel 2.
TX2L
O
Transmission “0” line of the channel 2.
TX3H
O
Transmission “1” line of the channel 3.
TX3L
O
Transmission “0” line of the channel 3.
RX1H
I
Receiving “1” line of the channel 1.


Similar Part No. - TS68C429A

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
TS68C429A ATMEL-TS68C429A Datasheet
1Mb / 43P
   CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
TS68C429ADESCXX ATMEL-TS68C429ADESCXX Datasheet
1Mb / 43P
   CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
TS68C429AMF ATMEL-TS68C429AMF Datasheet
1Mb / 43P
   CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
TS68C429AMF1B/C ATMEL-TS68C429AMF1B/C Datasheet
1Mb / 43P
   CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
TS68C429AMFB/C ATMEL-TS68C429AMFB/C Datasheet
1Mb / 43P
   CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
More results

Similar Description - TS68C429A

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
TS68C429A ATMEL-TS68C429A Datasheet
1Mb / 43P
   CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT
logo
Holt Integrated Circuit...
HI-8282A HOLTIC-HI-8282A Datasheet
688Kb / 14P
   ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
HI-8282A HOLTIC-HI-8282A_13 Datasheet
160Kb / 15P
   ARINC 429 Serial Transmitter and Dual Receiver
HI-3282 HOLTIC-HI-3282_06 Datasheet
146Kb / 13P
   ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
HI-8282 HOLTIC-HI-8282_06 Datasheet
187Kb / 13P
   ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
HI-8282A HOLTIC-HI-8282A_06 Datasheet
214Kb / 14P
   ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
HI-3282 HOLTIC-HI-3282_13 Datasheet
122Kb / 14P
   ARINC 429 Serial Transmitter and Dual Receiver
HI-3282 HOLTIC-HI-3282 Datasheet
612Kb / 13P
   ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
HI-8282 HOLTIC-HI-8282 Datasheet
448Kb / 14P
   ARINC 429 SERIAL TRANSMITTER AND DUAL RECEIVER
HI-8584 HOLTIC-HI-8584 Datasheet
294Kb / 14P
   Enhanced ARINC 429 Serial Transmitter and Dual Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com