Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

34LC02T-I Datasheet(PDF) 6 Page - Microchip Technology

Part # 34LC02T-I
Description  2K I2C Serial EEPROM Software Write-Protect
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

34LC02T-I Datasheet(HTML) 6 Page - Microchip Technology

Back Button 34LC02T-I Datasheet HTML 2Page - Microchip Technology 34LC02T-I Datasheet HTML 3Page - Microchip Technology 34LC02T-I Datasheet HTML 4Page - Microchip Technology 34LC02T-I Datasheet HTML 5Page - Microchip Technology 34LC02T-I Datasheet HTML 6Page - Microchip Technology 34LC02T-I Datasheet HTML 7Page - Microchip Technology 34LC02T-I Datasheet HTML 8Page - Microchip Technology 34LC02T-I Datasheet HTML 9Page - Microchip Technology 34LC02T-I Datasheet HTML 10Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
34AA02/34LC02
DS22029D-page 6
© 2008 Microchip Technology Inc.
2.0
FUNCTIONAL DESCRIPTION
The 34XX02 has two Software Write-Protect features
that allow you to protect half of the array from being
written (Addresses 00h-7Fh). One command, Software
Write-Protect (SWP) will prevent writes to half of the
array and is resettable by using the Clear Software
Write-Protect (CSWP) command. The other command
is Permanent Software Write-Protect (PSWP), which is
not resettable and will permanently lock half the array
from being written to. The device still has an external
pin (WP) that allows you to protect the entire array if so
desired.
The 34XX02 supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device
receiving data, as a receiver. The bus has to be
controlled by a master device, which generates the
Serial Clock (SCL), controls the bus access and gener-
ates the Start and Stop conditions, while the 34XX02
works as slave. Both master and slave can operate as
transmitter
or
receiver,
but
the
master
device
determines which mode is activated.
3.0
BUS CHARACTERISTICS
The following bus protocol has been defined:
• Data transfer may be initiated only when the bus
is not busy.
• During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been
defined (Figure 3-1).
3.1
Bus Not Busy (A)
Both data and clock lines remain high.
3.2
Start Data Transfer (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
3.3
Stop Data Transfer (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
3.4
Data Valid (D)
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of data
bytes
transferred
between
the
Start
and
Stop
conditions is determined by the master device and is,
theoretically, unlimited; although only the last sixteen
will be stored when doing a write operation. When an
overwrite does occur, it will replace data in a first-in,
first-out (FIFO) fashion.
3.5
Acknowledge
Each receiving device, when addressed, is obliged to
generate an Acknowledge after the reception of each
byte. Exceptions to this rule relating to software write
protection are described in Section 7.0 “Write Protec-
tion”. The master device must generate an extra clock
pulse, which is associated with this Acknowledge bit.
The device that acknowledges has to pull down the
SDA line during the Acknowledge clock pulse in such a
way that the SDA line is stable low during the high
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. During reads, a master must signal an end-of-
data to the slave by not generating an Acknowledge bit
on the last byte that has been clocked out of the slave.
In this case, the slave (34XX02) will leave the data line
high to enable the master to generate the Stop
condition.
Note:
The 34XX02 does not generate any
Acknowledge
bits
if
an
internal
programming cycle is in progress.


Similar Part No. - 34LC02T-I

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
34LC02T-I MICROCHIP-34LC02T-I Datasheet
631Kb / 32P
   2K I2C Serial EEPROM Software Write-Protect
01/02/08
34LC02T-I/MNY16KVAO MICROCHIP-34LC02T-I/MNY16KVAO Datasheet
499Kb / 40P
   2-Kbit I2C Serial EEPROM Software Write-Protect
Revision G 04/2022
More results

Similar Description - 34LC02T-I

ManufacturerPart #DatasheetDescription
logo
Microchip Technology
34VL02 MICROCHIP-34VL02 Datasheet
813Kb / 32P
   2K I2C Serial EEPROM Software Write-Protect
2008
34LC02T-I MICROCHIP-34LC02T-I Datasheet
631Kb / 32P
   2K I2C Serial EEPROM Software Write-Protect
01/02/08
34AA02 MICROCHIP-34AA02_11 Datasheet
602Kb / 36P
   2K I2C??Serial EEPROM Software Write-Protect
2011
34AA02 MICROCHIP-34AA02 Datasheet
399Kb / 32P
   2K I2C??Serial EEPROM Software Write-Protect
2010
34AA02-I MICROCHIP-34AA02-I Datasheet
532Kb / 32P
   2K I2C Serial EEPROM Software Write-Protect
01/02/08
24AA52 MICROCHIP-24AA52_05 Datasheet
455Kb / 28P
   2K 2.2V I2C??Serial EEPROM with Software Write-Protect
2005
24AA52 MICROCHIP-24AA52 Datasheet
328Kb / 22P
   2K 2.2V I2C Serial EEPROM with Software Write-Protect
02/17/04
34AA04 MICROCHIP-34AA04 Datasheet
666Kb / 36P
   4K I2C??Serial EEPROM with Software Write-Protect
03/25/14
34AA02 MICROCHIP-34AA02_V01 Datasheet
499Kb / 40P
   2-Kbit I2C Serial EEPROM Software Write-Protect
Revision G 04/2022
logo
ON Semiconductor
CAT24S64 ONSEMI-CAT24S64 Datasheet
124Kb / 12P
   EEPROM Serial 64-Kb I2C with Software Write Protect
September, 2018 ??Rev. 2
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com