Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AM79C30A Datasheet(PDF) 9 Page - Advanced Micro Devices

Part # AM79C30A
Description  Digital Subscriber Controller??(DSC?? Circuit
Download  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C30A Datasheet(HTML) 9 Page - Advanced Micro Devices

Back Button AM79C30A Datasheet HTML 5Page - Advanced Micro Devices AM79C30A Datasheet HTML 6Page - Advanced Micro Devices AM79C30A Datasheet HTML 7Page - Advanced Micro Devices AM79C30A Datasheet HTML 8Page - Advanced Micro Devices AM79C30A Datasheet HTML 9Page - Advanced Micro Devices AM79C30A Datasheet HTML 10Page - Advanced Micro Devices AM79C30A Datasheet HTML 11Page - Advanced Micro Devices AM79C30A Datasheet HTML 12Page - Advanced Micro Devices AM79C30A Datasheet HTML 13Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 101 page
background image
Am79C30A/32A Data Sheet
9
The LIU receiver is enabled, detects an incoming
signal on the S/T Interface, and achieves activation
as indicated by a transition to state F7. Both the INT
pin and the F7 transition interrupt must be enabled
for Power-Down mode to be exited. If the LIU is en-
abled, it may restart the oscillator so that it can iden-
tify the activity on the interface. If the activity is
determined to be noise, the LIU will stop the oscilla-
tor and continue to monitor the line without an inter-
rupt or returning to Idle mode.
The IOM-2 Interface is enabled as a clock master
and the SBIN input pin goes Low. This indicates that
a slave device wants to activate the IOM-2 Interface
and communicate with the DSC circuit. Both the INT
pin and the IOM-2 timing request interrupts must be
enabled for Power-Down mode to be exited.
The IOM-2 Interface is enabled as a clock slave and
the SCLK input pin goes High. This indicates that
the master device is activating the IOM-2 Interface
and the DSC circuit must wake up in order to moni-
tor the data. Both the INT pin and the IOM-2 timing
request interrupts must be enabled for Power-Down
mode to be exited.
If the DSC/IDC circuit is awakened by any condition
other than RESET, the MCLK output will be restored to
its previously programmed frequency, and will not gen-
erate any shortened or spurious output cycles. If the
DSC/IDC circuit is revived by RESET, MCLK will default
to its normal 6.144-MHz rate. The DSC/IDC circuit pro-
vides a minimum of two MCLK cycles prior to activating
the interrupt pin when exiting Power-Down mode.
MCLK Frequency Control
The MCLK frequency selection bits in the INIT register
are unchanged from Revision D. However, additional
MCLK frequencies are available by programming bits in
the INIT2 register. No shortened or spurious clock
pulses that might disrupt the external microprocessor
will result when the MCLK frequency is changed.
In order to reduce the probability of errant software dis-
rupting system operation, the INIT2 register requires
two consecutive writes before the value will be entered
into the register. Note that there will be no MCLK count-
down as is the case for entering Power-Down mode if
INIT2 is programmed to cause MCLK to STOP, and
there will be no shortened or spurious MCLK pulses.
MCLK Clock Speed-up Function
A programmable automatic MCLK speed-up option is
provided that will force a hardware reset of INIT2 bits
3-0, which will cause the MCLK frequency to be re-
stored to the value programmed in the INIT register.
There are two events that will trigger the clock
speed-up function:
1. The DLC receive FIFO threshold has been reached;
or,
2. a second packet begins to be received while data
from a prior packet is still in the receive FIFO.
The second packet case requires provision of an inter-
rupt; see the DLC register section for further informa-
tion. The clock speed-up function allows the user to
program a very slow MCLK frequency using INIT2
when D-channel activity is minimal. If a burst of activity
is seen on the D channel and it exceeds the pro-
grammed threshold of the receive FIFO or threatens to
overrun the receive FIFO status buffers, MCLK will in-
stantly toggle back to the higher frequency pro-
grammed in the INIT register. This eliminates the
latency incurred if an interrupt has to be serviced to
change the clock speed, and allows the overall system
power to be reduced during typical voice connections.
Note that automatic clock speed-up will not function un-
less at least one of the associated interrupts are en-
abled so the processor can be informed that the clock
speed has been altered.
Global Register Functions
INIT Register (INIT) default = 00H
Address = Indirect 21 Hex, Read/Write
Table 1.
INIT Register
Bit
Function
76
5
4 3
2
1
0
X X
XX
XX
0
0 Idle mode
X X
X X
X X
0
1 Active Voice and Data mode
X X
X X
X X
1
0 Active Data Only mode
X X
X X
X X
1
1 Power-Down mode
XX
X X
X
0
X
X INT output enabled
XX
X X
X
1
X
X INT output disabled
X X
0
0
0
X X
X MCLK frequency = 6.144 MHz
X X
0
0
1
X X
X MCLK frequency = 12.288 MHz
X X
0
1
0
X X
X MCLK frequency = 3,072 MHz
X X
0
1
1
X X
X MCLK frequency = 6.144 MHz
X X
1
0
0
X X
X MCLK frequency = 4.096 MHz
X X
1
0
1
X X
X MCLK frequency = 6.144 MHz
X X
1
1
0
X X
X MCLK frequency = 6.144 MHz
X X
1
1
1
X X
X MCLK frequency = 6.144 MHz
X 0
X X
X X X
X DLC receiver abort disabled
X 1
X X
X X X
X DLC receiver abort enabled
0 X
X X
X X X
X DLC transmitter abort disabled
1 X
X X
X X X
X DLC transmitter abort enabled


Similar Part No. - AM79C30A

ManufacturerPart #DatasheetDescription
logo
Advanced Micro Devices
AM79C02 AMD-AM79C02 Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM79C02AJC AMD-AM79C02AJC Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM79C02JC AMD-AM79C02JC Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM79C03 AMD-AM79C03 Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
logo
List of Unclassifed Man...
AM79C031 ETC1-AM79C031 Datasheet
501Kb / 48P
   Advanced Subscriber Line Interface Circuit (ASLIC) Device
More results

Similar Description - AM79C30A

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SM320F28335-HT TI-SM320F28335-HT Datasheet
1Mb / 158P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335PTPMEP TI-SM320F28335PTPMEP Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-EP TI1-SM320F28335-EP_16 Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-HT TI1-SM320F28335-HT_14 Datasheet
1Mb / 182P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-EP TI1-SM320F28335-EP_12 Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-EP TI-SM320F28335-EP Datasheet
1Mb / 169P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335GJZMEP TI1-SM320F28335GJZMEP Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
logo
Zarlink Semiconductor I...
MT9171 ZARLINK-MT9171_06 Datasheet
553Kb / 28P
   Digital Subscriber Interface Circuit Digital Network Interface Circuit
logo
Mitel Networks Corporat...
MT9173 MITEL-MT9173 Datasheet
411Kb / 22P
   Digital Subscriber Interface Circuit with RxSB
logo
Zarlink Semiconductor I...
MT9173 ZARLINK-MT9173 Datasheet
613Kb / 28P
   Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com