EDW4032BABG

Data Sheet E2080E20 (Ver. 2.0)

8

Figure 1 shows examples of the board channels and topologies that are supported in GDDR5 in order to illustrate

the expected usage of x16 mode and the MF pin.

Figure 1: Example GDDR5 PCB Layout Topologies

6LQJOHVLGHGFRQILJXUDWLRQV

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

[0) 

&ODPVKHOOFRQILJXUDWLRQV

[0) 

[0) 









[0) 

[0) 



[0) 

[0) 



ELWFKDQQHOLVVKRZQDVDQH[DPSOHDOVRDSSOLHVZLWK[RQDELWFKDQQHO

/HJHQG

'DWDEXV

&0'$''5H[FHSW&6BQ

&6BQ

[0) 

[0) 

[0) 

[0)