Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MACH110-24 Datasheet(PDF) 6 Page - Advanced Micro Devices

Part # MACH110-24
Description  High-Density EE CMOS Programmable Logic
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

MACH110-24 Datasheet(HTML) 6 Page - Advanced Micro Devices

Back Button MACH110-24 Datasheet HTML 2Page - Advanced Micro Devices MACH110-24 Datasheet HTML 3Page - Advanced Micro Devices MACH110-24 Datasheet HTML 4Page - Advanced Micro Devices MACH110-24 Datasheet HTML 5Page - Advanced Micro Devices MACH110-24 Datasheet HTML 6Page - Advanced Micro Devices MACH110-24 Datasheet HTML 7Page - Advanced Micro Devices MACH110-24 Datasheet HTML 8Page - Advanced Micro Devices MACH110-24 Datasheet HTML 9Page - Advanced Micro Devices MACH110-24 Datasheet HTML 10Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
AMD
6
MACH110-12/15/20
FUNCTIONAL DESCRIPTION
The MACH110 consists of two PAL blocks connected by
a switch matrix. There are 32 I/O pins and 6 dedicated
input pins feeding the switch matrix. These signals are
distributed to the two PAL blocks for efficient design
implementation. There are two clock pins that can also
be used as dedicated inputs.
The PAL Blocks
Each PAL block in the MACH110 (Figure 1) contains a
64-product-term logic array, a logic allocator, 16 macro-
cells and 16 I/O cells. The switch matrix feeds each PAL
block with 22 inputs. This makes the PAL block look
effectively like an independent “PAL22V16”.
There are four additional output enable product terms in
each PAL block. For purposes of output enable, the 16
I/O cells are divided into 2 banks of 8 macrocells. Each
bank is allocated two of the output enable product terms.
An asynchronous reset product term and an asynchro-
nous preset product term are provided for flip-flop
initialization. All flip-flops within the PAL block are
initialized together.
The Switch Matrix
The MACH110 switch matrix is fed by the inputs and
feedback signals from the PAL blocks. Each PAL block
provides 16 internal feedback signals and 16 I/O
feedback signals. The switch matrix distributes these
signals back to the PAL blocks in an efficient manner
that also provides for high performance. The design
software automatically configures the switch matrix
when fitting a design into the device.
The Product-Term Array
The MACH110 product-term array consists of 64
product terms for logic use, and 6 special-purpose
product terms. Four of the special-purpose product
terms provide programmable output enable, one
provides asynchronous reset, and one provides a
synchronous preset. Two of the output enable product
terms are used for the first eight I/O cells; the other two
control the last eight macrocells.
The Logic Allocator
The logic allocator in the MACH110 takes the 64 logic
product terms and allocates them to the 16 macrocells
as needed. Each macrocell can be driven by up to
12 product terms. The design software automatically
configures the logic allocator when fitting the design into
the device.
Table 1 illustrates which product term clusters are
available to each macrocell within a PAL block. Refer to
Figure 1 for cluster and macrocell numbers.
Table 1. Logic Allocation
Available
Output Macrocell
Clusters
M0
C0, C1
M1
C0, C1, C2
M2
C1, C2, C3
M3
C2, C3, C4
M4
C3, C4, C5
M5
C4, C5, C6
M6
C5, C6, C7
M7
C6, C7
M8
C8, C9
M9
C8, C9, C10
M10
C9, C10, C11
M11
C10, C11, C12
M12
C11, C12, C13
M13
C12, C13, C14
M14
C13, C14, C15
M15
C14, C15
The Macrocell
The MACH110 macrocells can be configured as either
registered or combinatorial, with programmable polar-
ity. The macrocell provides internal feedback whether
configured as registered or combinatorial. The flip-flops
can be configured as D-type or T-type, allowing for
product-term optimization.
The flip-flops can individually select one of two clock
pins, which are also available as data inputs. The regis-
ters are clocked on the LOW-to-HIGH transition of the
clock signal. The flip-flops can also be asynchronously
initialized with the common asynchronous reset and
preset product terms.
The I/O Cell
The I/O cell in the MACH110 consists of a three-state
output buffer. The three-state buffer can be configured
in one of three ways: always enabled, always disabled,
or controlled by a product term. If product term control is
chosen, one of two product terms may be used to
provide the control. The two product terms that are
available are common to eight I/O cells. Within each
PAL block, two product terms are available for selection
by the first eight three-state outputs; two other product
terms are available for selection by the last eight
three-state outputs.
These choices make it possible to use the macrocell as
an output, an input, a bidirectional pin, or a three-state
output for use in driving a bus.


Similar Part No. - MACH110-24

ManufacturerPart #DatasheetDescription
logo
Lattice Semiconductor
MACH110-20JC LATTICE-MACH110-20JC Datasheet
191Kb / 24P
   High-Density EE CMOS Programmable Logic
More results

Similar Description - MACH110-24

ManufacturerPart #DatasheetDescription
logo
Advanced Micro Devices
MACH220-10 AMD-MACH220-10 Datasheet
213Kb / 33P
   High-Density EE CMOS Programmable Logic
MACH210A-7 AMD-MACH210A-7 Datasheet
301Kb / 51P
   High-Density EE CMOS Programmable Logic
logo
Lattice Semiconductor
MACH445-12 LATTICE-MACH445-12 Datasheet
214Kb / 28P
   High-Density EE CMOS Programmable Logic
MACH435-12 LATTICE-MACH435-12 Datasheet
254Kb / 30P
   High-Density EE CMOS Programmable Logic
MACH230-10 LATTICE-MACH230-10 Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
MACH220-10 LATTICE-MACH220-10 Datasheet
230Kb / 29P
   High-Density EE CMOS Programmable Logic
logo
Advanced Micro Devices
MACH211SP-7 AMD-MACH211SP-7 Datasheet
251Kb / 37P
   High-Density EE CMOS Programmable Logic
logo
Lattice Semiconductor
MACH110-12 LATTICE-MACH110-12 Datasheet
191Kb / 24P
   High-Density EE CMOS Programmable Logic
MACH130-15 LATTICE-MACH130-15 Datasheet
194Kb / 24P
   High-Density EE CMOS Programmable Logic
MACH215-12 LATTICE-MACH215-12 Datasheet
245Kb / 30P
   High-Density EE CMOS Programmable Logic
MACHLV210-12 LATTICE-MACHLV210-12 Datasheet
221Kb / 29P
   High Density EE CMOS Programmable Logic
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com