Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

A29001U-90 Datasheet(PDF) 9 Page - AMIC Technology

Part # A29001U-90
Description  128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMICC [AMIC Technology]
Direct Link  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A29001U-90 Datasheet(HTML) 9 Page - AMIC Technology

Back Button A29001U-90 Datasheet HTML 5Page - AMIC Technology A29001U-90 Datasheet HTML 6Page - AMIC Technology A29001U-90 Datasheet HTML 7Page - AMIC Technology A29001U-90 Datasheet HTML 8Page - AMIC Technology A29001U-90 Datasheet HTML 9Page - AMIC Technology A29001U-90 Datasheet HTML 10Page - AMIC Technology A29001U-90 Datasheet HTML 11Page - AMIC Technology A29001U-90 Datasheet HTML 12Page - AMIC Technology A29001U-90 Datasheet HTML 13Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
A29001/A290011 Series
PRELIMINARY
(August, 2001, Version 0.3)
9
AMIC Technology, Inc.
Chip Erase Command Sequence
Chip erase is a six-bus-cycle operation. The chip erase
command sequence is initiated by writing two unlock cycles,
followed by a set-up command. Two additional unlock write
cycles are then followed by the chip erase command, which
in turn invokes the Embedded Erase algorithm. The device
does not require the system to preprogram prior to erase.
The Embedded Erase algorithm automatically preprograms
and verifies the entire memory for an all zero data pattern
prior to electrical erase. The system is not required to provide
any controls or timings during these operations. The
Command Definitions table shows the address and data
requirements for the chip erase command sequence.
Any commands written to the chip during the Embedded
Erase algorithm are ignored. The system can determine the
status of the erase operation by using I/O7, I/O6, or I/O2. See
"Write Operation Status" for information on these status bits.
When the Embedded Erase algorithm is complete, the device
returns to reading array data and addresses are no longer
latched.
Figure 3 illustrates the algorithm for the erase operation. See
the Erase/Program Operations tables in "AC Characteristics"
for parameters, and to the Chip/Sector Erase Operation
Timings for timing waveforms.
Sector Erase Command Sequence
Sector erase is a six-bus-cycle operation. The sector erase
command sequence is initiated by writing two unlock cycles,
followed by a set-up command. Two additional unlock write
cycles are then followed by the address of the sector to be
erased, and the sector erase command. The Command
Definitions table shows the address and data requirements
for the sector erase command sequence.
The device does not require the system to preprogram the
memory prior to erase. The Embedded Erase algorithm
automatically programs and verifies the sector for an all zero
data pattern prior to electrical erase. The system is not
required to provide any controls or timings during these
operations.
After the command sequence is written, a sector erase time-
out of 50
µs begins. During the time-out period, additional
sector addresses and sector erase commands may be
written. Loading the sector erase buffer may be done in any
sequence, and the number of sectors may be from one
sector to all sectors. The time between these additional
cycles must be less than 50
µs, otherwise the last address
and command might not be accepted, and erasure may
begin. It is recommended that processor interrupts be
disabled during this time to ensure all commands are
accepted. The interrupts can be re-enabled after the last
Sector Erase command is written. If the time between
additional sector erase commands can be assumed to be
less than 50
µs, the system need not monitor I/O3. Any
command other than Sector Erase or Erase Suspend during
the time-out period resets the device to reading array data.
The system must rewrite the command sequence and any
additional sector addresses and commands.
The system can monitor I/O3 to determine if the sector erase
timer has timed out. (See the " I/O3: Sector Erase Timer"
section.) The time-out begins from the rising edge of the final
WE pulse in the command sequence.
Once the sector erase operation has begun, only the Erase
Suspend command is valid. All other commands are ignored.
When the Embedded Erase algorithm is complete, the device
returns to reading array data and addresses are no longer
latched. The system can determine the status of the erase
operation by using I/O7, I/O6, or I/O2. Refer to "Write
Operation Status" for information on these status bits.
START
Write Program
Command
Sequence
Data Poll
from System
Verify Data ?
Last Address ?
Programming
Completed
No
Yes
Yes
Increment Address
Embedded
Program
algorithm in
progress
Note : See the appropriate Command Definitions table for
program command sequence.
Figure 2. Program Operation


Similar Part No. - A29001U-90

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A29001U-90 AMICC-A29001U-90 Datasheet
454Kb / 36P
   128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29001U-90F AMICC-A29001U-90F Datasheet
454Kb / 36P
   128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
More results

Similar Description - A29001U-90

ManufacturerPart #DatasheetDescription
logo
AMIC Technology
A29001B AMICC-A29001B Datasheet
387Kb / 33P
   128K X 8 Bit CMOS 5.0 Volt-only,Boot Sector Flash Memory
A290011B AMICC-A290011B Datasheet
387Kb / 33P
   128K X 8 Bit CMOS 5.0 Volt-only,Boot Sector Flash Memory
A29001 AMICC-A29001_07 Datasheet
454Kb / 36P
   128K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29010B AMICC-A29010B Datasheet
351Kb / 30P
   128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010V-70F AMICC-A29010V-70F Datasheet
347Kb / 29P
   128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29L001 AMICC-A29L001 Datasheet
401Kb / 35P
   128K X 8 Bit CMOS 3.0 Volt-only, Boot Sector Flash Memory
A29002 AMICC-A29002 Datasheet
312Kb / 32P
   256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
logo
Alliance Semiconductor ...
AS29CF010-55CCIN ALSC-AS29CF010-55CCIN Datasheet
600Kb / 28P
   128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
logo
AMIC Technology
A29010 AMICC-A29010 Datasheet
288Kb / 30P
   128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29400B AMICC-A29400B Datasheet
383Kb / 34P
   512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.NET
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com