Electronic Components Datasheet Search |
|
LP62S4096EX-55LLI Datasheet(PDF) 3 Page - AMIC Technology |
|
LP62S4096EX-55LLI Datasheet(HTML) 3 Page - AMIC Technology |
3 / 14 page LP62S4096E-I Series (January, 2002, Version 2.0) 3 AMIC Technology, Inc. Block Diagram ROW DECODER 1024 X 4096 MEMORY ARRAY INPUT DATA CIRCUIT COLUMN I/O CONTROL CIRCUIT I/O8 I/O1 A18 A17 A16 A0 VCC GND CE1 CE2 OE WE Pin Description Symbol Description A0 - A18 Address Inputs I/O1 - I/O8 Data Input/Outputs GND Ground CE1, CE2 Chip Enable OE Output Enable WE Write Enable VCC Power Supply Recommended DC Operating Conditions (TA = -40 °C to + 85°C) Symbol Parameter Min. Typ. Max. Unit VCC Supply Voltage 2.7 3.0 3.6 V GND Ground 0 0 0 V VIH Input High Voltage 2.2 - VCC + 0.3 V VIL Input Low Voltage -0.3 0 +0.6 V CL Output Load - - 30 pF TTL Output Load - - 1 - |
Similar Part No. - LP62S4096EX-55LLI |
|
Similar Description - LP62S4096EX-55LLI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |