 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADSP-21060CW-133 Datasheet(PDF) 9 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADSP-21060CW-133 Datasheet(HTML) 9 Page - Analog Devices |
|
|
9 / 48 page  ADSP-21060C/ADSP-21060LC –9– REV. B Pin Type Function SBTS I/S Suspend Bus Three-State. External devices can assert SBTS (low) to place the external bus address, data, selects and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not be completed until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-2106x deadlock, or used with a DRAM controller. IRQ 2-0 I/A Interrupt Request Lines. May be either edge-triggered or level-sensitive. FLAG3-0 I/O/A Flag Pins. Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals. TIMEXP O Timer Expired. Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero. HBR I/A Host Bus Request. Must be asserted by a host processor to request control of the ADSP-2106x’s external bus. When HBR is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert HBG. To relinquish the bus, the ADSP-2106x places the address, data, select and strobe lines in a high impedance state. HBR has priority over all ADSP-2106x bus requests ( BR 6-1) in a multiprocessing system. HBG I/O Host Bus Grant. Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the ADSP-2106x until HBR is released. In a multiprocessing system, HBG is output by the ADSP-2106x bus master and is monitored by all others. CS I/A Chip Select. Asserted by host processor to select the ADSP-2106x. REDY (O/D) O Host Bus Acknowledge. The ADSP-2106x deasserts REDY (low) to add wait states to an asynchro- nous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted. DMAR1 I/A DMA Request 1 (DMA Channel 7). DMAR2 I/A DMA Request 2 (DMA Channel 8). DMAG1 O/T DMA Grant 1 (DMA Channel 7). DMAG2 O/T DMA Grant 2 (DMA Channel 8). BR 6-1 I/O/S Multiprocessing Bus Requests. Used by multiprocessing ADSP-2106xs to arbitrate for bus master- ship. An ADSP-2106x only drives its own BRx line (corresponding to the value of its ID 2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused BRx pins should be pulled high; the processor’s own BRx line must not be pulled high or low because it is an output. ID2-0 I Multiprocessing ID. Determines which multiprocessing bus request ( BR1 – BR6) is used by ADSP- 2106x. ID = 001 corresponds to BR1, ID = 010 corresponds to BR2, etc. ID = 000 in single-processor systems. These lines are a system configuration selection which should be hardwired or only changed at reset. RPBA I/S Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system con- figuration selection which must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x. CPA (O/D) I/O Core Priority Access. Asserting its CPA pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. CPA is an open drain output that is connected to all ADSP-2106xs in the system. The CPA pin has an internal 5 k Ω pull-up resistor. If core access priority is not required in a system, the CPA pin should be left unconnected. DTx O Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k Ω internal pull-up resistor. DRx I Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k Ω internal pull-up resistor. TCLKx I/O Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k Ω internal pull-up resistor. RCLKx I/O Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k Ω internal pull-up resistor. |
Similar Part No. - ADSP-21060CW-133 |
|
Similar Description - ADSP-21060CW-133 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
