Electronic Components Datasheet Search |
|
ADS7824P Datasheet(PDF) 9 Page - Burr-Brown (TI) |
|
|
ADS7824P Datasheet(HTML) 9 Page - Burr-Brown (TI) |
9 / 16 page 9 ® ADS7824 1 MSB Valid CS or R/C(1) DATACLK SDATA BUSY t 7 + t8 t 16 t 15 t 14 t 26 t 13 t 25 2 3 11 12 Bit 10 Valid Bit 1 Valid Bit 9 Valid LSB Valid NOTE: (1) If controlling with CS, tie R/C LOW. If controlling with R/C, tie CS LOW. 1 MSB Valid Hi-Z Hi-Z 2 Bit 10 Valid (Results from previous conversion.) Hi-Z State BUSY R/C DATA BUS High Byte t 3 t 4 t 21 t 21 t 1 t 21 t 21 BYTE t 21 t 21 t 21 t 21 t 21 t 21 Hi-Z State Low Byte Hi-Z State t 9 t 12 t 9 t 12 CS t 10 BUSY R/C MODE Acquire Convert t 11 t 7 t 6 t 3 t 4 t 1 Acquire Convert t 8 t 6 t 3 Parallel Data Bus Previous High Byte Valid t 12 Hi-Z Not Valid t 2 t 9 High Byte Valid t 12 t 9 t 12 BYTE t 1 Previous Low Byte Valid Previous High Byte Valid Low Byte Valid High Byte Valid t 12 Hi-Z t 12 t 12 t 5 FIGURE 2. Conversion Timing with Parallel Output (CS LOW). FIGURE 3. Using CS to Control Conversion and Read Timing with Parallel Outputs. FIGURE 4. Serial Data Timing Using Internal Data Clock (TAG LOW). |
Similar Part No. - ADS7824P |
|
Similar Description - ADS7824P |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |