Electronic Components Datasheet Search |
|
DAC715U Datasheet(PDF) 10 Page - Burr-Brown (TI) |
|
|
DAC715U Datasheet(HTML) 10 Page - Burr-Brown (TI) |
10 / 11 page 10 ® DAC715 The digital interface of the DAC715 can be made transpar- ent by asserting A O, A1, and WR LOW, and asserting CLR HIGH. To operate the DAC715 interface as a single-buffered latch, the DATA INPUT LATCH is permanently enabled by connecting A0 to DCOM. If A1 is not used to enable the D/A, it should be connected to DCOM also. For this mode of operation, the width of WR will need to be at least 80ns minimum to pass data through the DATA INPUT LATCH and into the D/A LATCH. TRANSPARENT INTERFACE FIGURE 6. Manual Offset and Gain Adjust Circuits. 5k Ω 3 4 6 +10V V OUT 10k Ω IDAC 0-2mA ≈ +2.5V 15k Ω R 3 27k Ω R 1 100 Ω P 2 10k Ω – 100kΩ P 1 1k Ω 5 170 Ω Internal +10V Reference V REF OUT –V CC +V CC Gain Adjust Offset Adjust 2 ACOM R 2 2M Ω For no external adjustments, pins 4 and 6 are not connected. External resistors R1 - R4 are standard ±1% values. Range of adjustment at least ±0.03% FSR. |
Similar Part No. - DAC715U |
|
Similar Description - DAC715U |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |