Electronic Components Datasheet Search |
|
EP1K100 Datasheet(PDF) 8 Page - Altera Corporation |
|
EP1K100 Datasheet(HTML) 8 Page - Altera Corporation |
8 / 86 page 8 Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Figure 1. ACEX 1K Device Block Diagram ACEX 1K devices provide six dedicated inputs that drive the flipflops’ control inputs and ensure the efficient distribution of high-speed, low- skew (less than 1.0 ns) control signals. These signals use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect routing structure. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device. I/O Element (IOE) Logic Array Block (LAB) Row Interconnect IOE IOE IOE IOE IOE IOE IOE Local Interconnect IOE IOE IOE IOE IOE IOE IOE IOE IOE IOE Logic Element (LE) Column Interconnect IOE EAB EAB Logic Array IOE IOE IOE IOE IOE IOE Embedded Array Block (EAB) Embedded Array IOE IOE Logic Array IOE IOE |
Similar Part No. - EP1K100 |
|
Similar Description - EP1K100 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |