EP2S130 datasheet(10/238 Pages) ALTERA

Part #	EP2S130

Description	The Stratix II family offers the following features

Download	238 Pages

Scroll/Zoom	100%

Manufacturer	ALTERA [Altera Corporation]

Direct Link	http://www.altera.com

Logo

10 / 238 page

2–2

Altera Corporation

Stratix II Device Handbook, Volume 1

May 2007

Functional Description

Each Stratix II device I/O pin is fed by an I/O element (IOE) located at

the end of LAB rows and columns around the periphery of the device.

I/O pins support numerous single-ended and differential I/O standards.

Each IOE contains a bidirectional I/O buffer and six registers for

registering input, output, and output-enable signals. When used with

dedicated clocks, these registers provide exceptional performance and

interface support with external memory devices such as DDR and DDR2

SDRAM, RLDRAM II, and QDR II SRAM devices. High-speed serial

interface channels with dynamic phase alignment (DPA) support data

transfer at up to 1 Gbps using LVDS or HyperTransportTM technology I/O

standards.

Figure 2–1 shows an overview of the Stratix II device.

Figure 2–1. Stratix II Block Diagram

M512 RAM Blocks for

Dual-Port Memory, Shift

Registers, & FIFO Buffers

DSP Blocks for

Multiplication and Full

Implementation of FIR Filters

M4K RAM Blocks

for True Dual-Port

Memory & Other Embedded

Memory Functions

IOEs Support DDR, PCI, PCI-X,

SSTL-3, SSTL-2, HSTL-1, HSTL-2,

LVDS, HyperTransport & other

I/O Standards

IOEs

LABs

IOEs

LABs

IOEs

LABs

IOEs

LABs

DSP

Block

M-RAM Block

Similar Part No. - EP2S130

Manufacturer	Part #	Datasheet	Description
Altera Corporation	EP2S130	2Mb / 238P	Stratix II Device Family
	EP2S130	456Kb / 34P	1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
	EP2S130	2Mb / 182P	Package Information Datasheet for Mature Altera Devices
	EP2S130	633Kb / 36P	Enhanced Configuration (EPC) Devices Datasheet
	EP2S130	5Mb / 768P	Stratix II Device Handbook, Volume 1

More results

Similar Description - EP2S130

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	MC56F826XXDS	1Mb / 60P	The following table is the comparsion of features among members of the family. Rev. 0, 08/2018
Xilinx, Inc	DS484	189Kb / 5P	The Split Operation has the following features:
NXP Semiconductors	K61P256M150SF3	1Mb / 94P	K61 Sub-Family Supports the following Rev. 7, 02/2018
Zilog, Inc.	ZRD0027PLM0ZRD	558Kb / 24P	This reference design features the following elements
NXP Semiconductors	K70P256M120SF3	1Mb / 97P	K70 Sub-Family Supports the following Rev. 7, 02/2018
NXP Semiconductors	K10P64M50SF0	988Kb / 62P	K10 Sub-Family Supports the following Rev. 5 10/2023
Altera Corporation	EP2S15	2Mb / 238P	Stratix II Device Family
Gamewell-FCI by Honeywe...	FPT-XSTAND	72Kb / 2P	Provides the following
Future Technology Devic...	FT240X	754Kb / 40P	The FT240X is a USB to parallel FIFO interface with the following advanced features
Future Technology Devic...	FT232BL_BQ	1Mb / 34P	The FT232B is a USB to serial UART interface with the following advanced features

More results

EP2S130 Datasheet(PDF) 10 Page - Altera Corporation

EP2S130 Datasheet(HTML) 10 Page - Altera Corporation

Similar Part No. - EP2S130

Similar Description - EP2S130

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL