PIN ASSIGNMENTS

THS4505

(TOPVIEW)

V

IN-

1

2

3

4

8

7

6

5

V

OCM

V

S+

V

OUT+

V

IN+

V

S-

V

OUT-

PD

D,DGK,ANDDGN

THS4504

(TOPVIEW)

D,DGK,ANDDGN

V

IN-

1

2

3

4

8

7

6

5

V

OCM

V

S+

V

OUT+

V

IN+

V

S-

V

OUT-

NC

NC=NoInternalConnection

SeeNote A.

THS4504

THS4505

PACKAGED DEVICES

PACKAGE TYPE

PACKAGE MARKINGS

TRANSPORT MEDIA, QUANTITY

Power-down

THS4504D

Rails, 75

SOIC-8

—

THS4504DR

Tape and Reel, 2500

THS4504DGK

Rails, 100

MSOP-8

ASZ

THS4504DGKR

Tape and Reel, 2500

THS4504DGN

Rails, 80

BDB

THS4504DGNR

Tape and Reel, 2500

Non-power-down

THS4505D

Rails, 75

SOIC-8

—

THS4505DR

Tape and Reel, 2500

THS4505DGK

Rails, 100

MSOP-8

ATA

THS4505DGKR

Tape and Reel, 2500

THS4505DGN

Rails, 80

BDC

THS4505DGNR

Tape and Reel, 2500

(1)

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI

web site at www.ti.com.

(2)

The PowerPAD is electrically isolated from all other pins.

A. The devices with the power-down option default to the ON state if no signal is applied to the PD pin.

Copyright © 2002–2008, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): THS4504 THS4505