DS2118M

3 of 8

to minimize signal and power trace length, thereby resulting in less input capacitance and reflections

which can degrade the bus signals.

To maintain the specified regulation, a 4.7

µF capacitor is required between the Vref pin (VREF) and

ground of each DS2118M. A high frequency cap (0.1

µF ceramic recommended) can also be placed on

the Vref pin in applications that use fast rise/fall time drivers. A typical SCSI bus configuration is shown

in Figure 2.

NOTE:

DIFFSENS – Refers to the SCSI bus signal.

DIFFSENSE – Refers to the DS2118M pin name and internal circuitry capable of driving the

DIFFSENS line.

DIFF_CAP - Refers to the DS2118M pin name and internal circuitry relating to monitoring the

DIFFSENS line.