 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EBS26UC6APS-75 Datasheet(PDF) 4 Page - Elpida Memory |
|
||||||||||||||||||||||||||||||
EBS26UC6APS-75 Datasheet(HTML) 4 Page - Elpida Memory |
|
|
4 / 14 page  EBS26UC6APS Data Sheet E0225E20 (Ver. 2.0) 4 Serial PD Matrix Byte No. Function described Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments 0 Number of bytes used by module manufacturer 1 0 0 0 0 0 0 0 80H 128 bytes 1 Total SPD memory size 0 0 0 0 1 0 0 0 08H 256 bytes 2 Memory type 0 0 0 0 0 1 0 0 04H SDRAM 3 Number of row addresses bits 0 0 0 0 1 1 0 1 0DH 13 4 Number of column addresses bits 0 0 0 0 1 0 0 1 09H 9 5 Number of banks 0 0 0 0 0 0 1 0 02H 2 6 Module data width 0 1 0 0 0 0 0 0 40H 64 7 Module data width (continued) 0 0 0 0 0 0 0 0 00H 0 8 Module interface signal levels 0 0 0 0 0 0 0 1 01H LVTTL 9 SDRAM cycle time at CL = 3 (highest /CAS latency) (-7A/7AL, -75/75L) 0 1 1 1 0 1 0 1 75H 7.5ns (-80/80L) 1 0 0 0 0 0 0 0 80H 8ns 10 SDRAM access from Clock at CL = 3 (highest /CAS latency) (-7A/7AL, -75/75L) 0 1 0 1 0 1 0 0 54H 5.4ns (-80/80L) 0 1 1 0 0 0 0 0 60H 6ns 11 Module configuration type 0 0 0 0 0 0 0 0 00H None. 12 Refresh rate/type 1 0 0 0 0 0 1 0 82H 7.8 µs 13 SDRAM width 0 0 0 1 0 0 0 0 10H × 16 14 Error checking SDRAM width 0 0 0 0 0 0 0 0 00H None. 15 SDRAM device attributes: minimum clock delay for back-to- back random column addresses 0 0 0 0 0 0 0 1 01H 1 CLK 16 SDRAM device attributes: Burst lengths supported 1 0 0 0 1 1 1 1 8FH 1,2,4,8,F 17 SDRAM device attributes: number of banks on SDRAM device 0 0 0 0 0 1 0 0 04H 4 18 SDRAM device attributes: /CAS latency 0 0 0 0 0 1 1 0 06H 2,3 19 SDRAM device attributes: /CS latency 0 0 0 0 0 0 0 1 01H 0 20 SDRAM device attributes: /WE latency 0 0 0 0 0 0 0 1 01H 0 21 SDRAM device attributes 0 0 0 0 0 0 0 0 00H 22 SDRAM device attributes: General 0 0 0 0 1 1 1 0 0EH 23 SDRAM cycle time at CL = 2 (2nd highest /CAS latency) (-7A/7AL) 0 1 1 1 0 1 0 1 75H 7.5ns (-75/75L, -80/80L) 1 0 1 0 0 0 0 0 A0H 10ns 24 SDRAM access from Clock at CL = 2 (2nd highest /CAS latency) (-7A/7AL) 0 1 0 1 0 1 0 0 54H 5.4ns (-75/75L, -80/80L) 0 1 1 0 0 0 0 0 60H 6ns 25 to 26 0 0 0 0 0 0 0 0 00H 27 Minimum row precharge time (-7A/7AL) 0 0 0 0 1 1 1 1 0FH 15ns (-75/75L, -80/80L) 0 0 0 1 0 1 0 0 14H 20ns |
Similar Part No. - EBS26UC6APS-75 |
|
Similar Description - EBS26UC6APS-75 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.NET |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
