EM637327TQ-6 datasheet(6/78 Pages) ETRON

Part #	EM637327TQ-6

Description	1Mega x 32 SGRAM

Download	78 Pages

Scroll/Zoom	100%

Manufacturer	ETRON [Etron Technology, Inc.]

Direct Link	http://www.etron.com

Logo

6 / 78 page

EtronTech

1Mega x 32 SGRAM

EM637327

Preliminary

6

August 1999

Commands

1

BankActivate & Masked Write Disable command

(RAS# = "L", CAS# = "H", WE# = "H", DSF = "L", BS = Bank, A0-A10 = Row Address)

The BankActivate command activates the idle bank designated by the BS (Bank Select) signal.

By latching the row address on A0 to A9 at the time of this command, the selected row access is

initiated. The read or write operation in the same bank can occur after a time delay of tRCD(min.)

from the time of bank activation. A subsequent BankActivate command to a different row in the

same bank can only be issued after the previous active row has been precharged (refer to the

following figure). The minimum time interval between successive BankActivate commands to the

same bank is defined by tRC(min.). The SGRAM has two internal banks on the same chip and

shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back

activation of both banks. tRRD(min.) specifies the minimum time required between activating

different banks. After this command is used, the Write command and the Block Write command

perform the no mask write operation.

CLK

ADDRESS

T0

T1

T2

T3

Tn+3

Tn+4

Tn+5

Tn+6

..............

C OM M A ND

..............

NOP

RAS# - CAS# delay (tRCD)

RAS# - RAS# delay time (tRRD)

RAS# Cycle time (tRC)

Bank A

Row Addr.

Bank A

Col Addr.

Bank B

Row Addr.

Bank A

Row Addr.

Bank A

Activate

R/W A with

AutoPrecharge

Bank B

Activate

Bank A

Activate

AutoPrecharge

Begin

: "H" or "L"

BankActivate Command Cycle (Burst Length = n, CAS# Latency = 3)

2

BankActivate & Masked Write Enable command (refer to the above figure)

(RAS# = "L", CAS# = "H", WE# = "H", DSF = "H", BS = Bank, A0-A10 = Row Address)

The BankActivate command activates the idle bank designated by BS signal. After this

command is performed, the Write command and the Block Write command perform the masked

write operation. In the masked write and the masked block write functions, the I/O mask data that

was stored in the write mask register is used.

3

BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", DSF = "L", BS = Bank, A8 = "L", A0-A7, A9-A10 = Don't care)

The BankPrecharge command precharges the bank disignated by BS signal. The precharged

bank is switched from the active state to the idle state. This command can be asserted anytime after

tRAS(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any

bank can be active is specified by tRAS(max.). Therefore, the precharge function must be performed

in any active bank within tRAS(max.). At the end of precharge, the precharged bank is still in the idle

state and is ready to be activated again.

4

PrechargeAll command

(RAS# = "L", CAS# = "H", WE# = "L", DSF = "L", BS = Don't care, A8 = "L", A0-A7, A9-A10 = Don't

care)The PrechargeAll command precharges both banks simultaneously and can be issued even if

both banks are not in the active state. Both banks are then switched to the idle state.

5

Read command

(RAS# = "H", CAS# = "L", WE# = "H", DSF = "L", BS = Bank, A8 = "L", A0-A7 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active

row in an active bank. The bank must be active for at least tRCD(min.) before the Read command is

issued. During read bursts, the valid data-out element from the starting column address will be

available following the CAS# latency after the issue of the Read command. Each subsequent data-

out element will be valid by the next positive clock edge (refer to the following figure). The DQs go

Similar Part No. - EM637327TQ-6

Manufacturer	Part #	Datasheet	Description
Artesyn Technologies	EM631	39Kb / 2P	Single and dual output 1 to 1.5 Watt Nominal input DC/DC converters
Emerging Memory & Logic...	EM6320FP16AS-10L	188Kb / 11P	128K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM
	EM6320FP16AS-10LF	188Kb / 11P	128K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM
	EM6320FP16AS-70L	188Kb / 11P	128K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM
	EM6320FP16AS-70LF	188Kb / 11P	128K x8 bit Super Low Power and Low Voltage Full CMOS Static RAM

More results

Similar Description - EM637327TQ-6

Manufacturer	Part #	Datasheet	Description
Etron Technology, Inc.	EM636327	1Mb / 78P	512K x 32 High Speed Synchronous Graphics DRAM(SGRAM)
List of Unclassifed Man...	UG4256G6412FQG0	111Kb / 3P	2M Bytes (256K x 64) SGRAM 144Pin SODIMM based on 256K x 32
OKI electronic componet...	MSM54V24632A	401Kb / 29P	131,072-Word x 32-Bit x 2-Bank SGRAM without Graphics Functions
Etron Technology, Inc.	EM636165-XXI	757Kb / 73P	1Mega x 16 Synchronous DRAM (SDRAM)
	EM636165	791Kb / 75P	1Mega x 16 Synchronous DRAM (SDRAM)
	EM636165	771Kb / 74P	1Mega x 16 Synchronous DRAM (SDRAM)
OKI electronic componet...	MS82V16520A	1Mb / 40P	262,144-Word 횞 32-Bit 횞 2-Bank SGRAM
Samsung semiconductor	K4G323222A	1Mb / 49P	32Mbit SGRAM
OKI electronic componet...	MS82V32520	1Mb / 42P	524,288-Word 횞 32-Bit 횞 2-Bank FIFO-SGRAM
OKI electronic componet...	MS82V48540	1Mb / 44P	393,216-Word 횞 32-Bit 횞 4-Bank FIFO-SGRAM

More results

EM637327TQ-6 Datasheet(PDF) 6 Page - Etron Technology, Inc.

EM637327TQ-6 Datasheet(HTML) 6 Page - Etron Technology, Inc.

Similar Part No. - EM637327TQ-6

Similar Description - EM637327TQ-6

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL