DC/DC Converter

B_(X)T-1W series

2014.05.22-B/3

Page 3 of 5

MORNSUN Guangzhou Science & Technology Co., Ltd. reserves the copyright and right of final interpretation

Physical Specifications

Casing Material

Black flame-retardant heat-proof epoxy resin (UL94-V0)

Package Dimensions

12.70*11.20*6.25mm

Weight

1.4g(Typ.)

Cooling Method

Free air convection

EMC Specifications

EMI

Conducted disturbance

CISPR22/EN55022 CLASS A (see Fig. 5 for recommended circuit)

EMS

Electrostatic discharge

IEC/EN61000-4-2

Contact ±6KV

perf. Criteria B

Product Characteristic Curve

Tolerance Envelope Graph

+10%

+5%

50

100

+2.5%

-2.5%

-7.5%

Rated

Output Voltage

Output Current Percentage(%)

Typical Load

Curve

70

(Nominal Input Voltage)

Fig. 1

120

100

80

60

40

20

0

-40

0

40

85 105 120

Ambient Temperature( )

℃

Safe Operating Area

Temperatu re Derating Graph

Fig. 2

B0505T-1W

50

55

60

65

70

75

80

85

90

95

100

Input Voltage(V)

Efficiency Vs Input Voltage (Full Load)

B0505T-1W

0

10

20

30

40

50

60

70

80

90

100

10

20

30

40

50

60

70

80

90 100

Output Current Percentage(%)

Efficiency Vs Output Load(Vin=5V)

B2405T-1W

50

55

60

65

70

75

80

85

90

95

100

Input Voltage(V)

Efficiency Vs Input Voltage(Full Load)

B2405T-1W

0

10

20

30

40

50

60

70

80

90

100

10

20

30

40

50

60

70

80

90 100

Output Current Percentage(%)

Efficiency Vs Output Load(Vin=24V)

Design Reference

1. Typical application

If it is required to further reduce input and output ripple, a filter capacitor can be connected to the input and output terminals, see Fig.3.

Moreover, choosing suitable filter capacitor is very important , start-up problems may be caused by too large capacitance. To ensured the

modules running well, the recommended capacitive load values as shown in Table 1.

The simplest device for output voltage regulation, over-voltage and over-current protection is a linear regulator and an capacitor filtering

network with overheat protection that is connected to the input or output end in series (see Fig.4)