1

GND

2

EN

3

FB

4

SW

5

1

2

5

4

3

SW

FB

EN

GND

or 10 µH *

LM3670

2.5V to 5.5V

* See Adj table

1

2

5

4

3

SW

FB

EN

GND

L1:10uH

10uF

4.7uF

LM3670

2.5V to 5.5V

LM3670

SNVS250D – NOVEMBER 2004 – REVISED JANUARY 2006

www.ti.com

Typical Application

Figure 1. Fixed Output Voltage - Typical Application Circuit

Figure 2. Adjustable Output Voltage - Typical Application Circuit

Connection Diagram and Package Mark Information

NOTE: The actual physical placement of the package marking will vary from part to part.

Figure 3. SOT23-5 Package (Top View)

Table 1. Pin Descriptions

Pin #

Name

Description

1

Power supply input. Connect to the input filter capacitor (Figure 1).

2

GND

Ground pin.

3

EN

Enable input.

4

FB

Feedback analog input. Connect to the output filter capacitor (Figure 1).

5

SW

Switching node connection to the internal PFET switch and NFET synchronous rectifier. Connect to an

inductor with a saturation current rating that exceeds the 750 mA max. Switch Peak Current Limit

specification.

2

Submit Documentation Feedback

Copyright © 2004–2006, Texas Instruments Incorporated

Product Folder Links: LM3670