Electronic Components Datasheet Search |
|
MB90671PFV Datasheet(PDF) 3 Page - Fujitsu Component Limited. |
|
MB90671PFV Datasheet(HTML) 3 Page - Fujitsu Component Limited. |
3 / 124 page 3 MB90670/675 Series (Continued) •UART0 With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized transmission (with start and stop bits) can be selectively used. •UART1 (SCI) With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized serial transmission (I/O extended serial) can be selectively used. • DTP/external interrupt circuit (4 channels) A module for starting extended intelligent I/O service (EI2OS) and generating an external interrupt triggered by an external input. • Wake-up interrupt Receives external interrupt requests and generates an interrupt request upon an “L” level input. • Delayed interrupt generation module Generates an interrupt request for switching tasks. • 8/10-bit A/D converter (8 channels) 8-bit or 10-bit resolution can be selectively used. Starting by an external trigger input. |
Similar Part No. - MB90671PFV |
|
Similar Description - MB90671PFV |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |