Electronic Components Datasheet Search |
|
MB91F109PF Datasheet(PDF) 2 Page - Fujitsu Component Limited. |
|
MB91F109PF Datasheet(HTML) 2 Page - Fujitsu Component Limited. |
2 / 117 page MB91F109 2 (Continued) • Internal multiplier/supported at instruction level Signed 32-bit multiplication: 5 cycles Signed 16-bit multiplication: 3 cycles • Interrupt (push PC and PS): 6 cycles, 16 priority levels External bus interface • Without Clock doubler: Maximum internal bus 25 MHz, maximum external bus 25 MHz operation • 25-bit address bus (32 Mbytes memory space) • 8/16-bit data bus • Basic external bus cycle: 2 clock cycles • Chip select outputs for setting down to a minimum memory block size of 64 Kbytes: 6 • Interface supported for various memory technologies DRAM interface (area 4 and 5) • Automatic wait cycle insertion: Flexible setting, from 0 to 7 for each area • Unused data/address pins can be configured us input/output ports • Little endian mode supported (Select 1 area from area 1 to 5) DRAM interface • 2 banks independent control (area 4 and 5) • Normal mode (double CAS DRAM)/high-speed page mode (single CAS DRAM)/Hyper DRAM • Basic bus cycle: Normally 5 cycles, 2-cycle access possible in high-speed page mode • Programmable waveform: Automatic 1-cycle wait insertion to RAS and CAS cycles •DRAM refresh CBR refresh (interval time configurable by 6-bit timer) Self-refresh mode • Supports 8/9/10/12-bit column address width • 2CAS/1WE, 2WE/1CAS selective DMA controller (DMAC) • 8 channels • Transfer incident/external pins/internal resource interrupt requests • Transfer sequence: Step transfer/block transfer/burst transfer/continuous transfer • Transfer data length: 8 bits/16 bits/32 bits selective • NMI/interrupt request enables temporary stop operation UART • 3 independent channels • Full-duplex double buffer • Data length: 7 bits to 9 bits (non-parity), 6 bits to 8 bits (parity) • Asynchronous (start-stop system), CLK-synchronized communication selective • Multi-processor mode • Internal 16-bit timer (U-TIMER) operating as a proprietary baud rate generator: Generates any given baud rate • Use external clock can be used as a transfer clock • Error detection: Parity, frame, overrun 10-bit A/D converter (successive approximation conversion type) • 10-bit resolution, 4 channels • Successive approximation type: Conversion time of 5.6 µs at 25 MHz • Internal sample and hold circuit • Conversion mode: Single conversion/scanning conversion/repeated conversion/stop conversion selective • Start: Software/external trigger/internal timer selective |
Similar Part No. - MB91F109PF |
|
Similar Description - MB91F109PF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.NET |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |